A Flow Graph Technique for DFT Controller Modification

This paper presents a novel DFT method which requires very small modification to a controller in RT-level description of a circuit. The control/data flow graph (CDFG) representation of an RTL circuit is used for analyzing the testability of individual RT-level operations within a hierarchical test technique. Using a non-scan arrangement, existing data paths are utilized to provide controllability and observability to RT-level operations. Furthermore, additional data paths are introduced by altering the controller states or signals. Post behavioral synthesis information and pre-computed test vectors of the individual modules are utilized. This method considerably reduces the test application time by ignoring unnecessary control states in the test process

[1]  Fabrizio Ferrandi,et al.  Test Generation and Testability Alternatives Exploration of Critical Algorithms for Embedded Applications , 2002, IEEE Trans. Computers.

[2]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[3]  Massimo Violante,et al.  High-level test generation for hardware testing and software validation , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[4]  H. Fujiwara,et al.  A non-scan DFT method at register-transfer level to achieve complete fault efficiency , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[5]  Srivaths Ravi,et al.  Reducing test application time in high-level test generation , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Niraj K. Jha,et al.  Design for hierarchical testability of RTL circuits obtained by behavioral synthesis , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Zebo Peng,et al.  High-level and hierarchical test sequence generation , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..

[8]  Hideo Fujiwara,et al.  Test synthesis for datapaths using datapath-controller functions , 2003, 2003 Test Symposium.

[9]  Toshimitsu Masuzawa,et al.  A non-scan DFT method at register-transfer level to achieve complete fault efficiency , 2000, Proceedings - Design Automation Conference.