Low-power MPEG-4 video encoder design

The improving resolutions of new video appliances continuously increase the throughput requirements of video codecs and complicate the challenges encountered during their cost-efficient design. The energy limitations of mobile appliances create the demand for low-power implementations. We propose a custom high-performance MPEG-4 video encoder. The fully dedicated video pipeline is realized using a systematic design approach and exploits the inherent functional parallelism of the compression algorithm. Memory optimizations and algorithmic optimizations combined at the high-level and their effect on the power-efficiency is demonstrated. The resulting MPEG-4 video encoder contains a tailored memory hierarchy; uses burst oriented accesses to external memory and supports real-time processing of 30 4CIF frames per second while only consuming 71 mW in a 180 nm, 1.62 V UMC technology.

[1]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[2]  Gauthier Lafruit,et al.  Memory centric design of an MPEG-4 video encoder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  R. Satomura,et al.  A 133 MHz 170 mW 10 /spl mu/A standby application processor for 3G cellular phones , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  Liang-Gee Chen,et al.  Platform-based MPEG-4 video encoder SOC design , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[5]  Kentaro Ogura,et al.  A 133MHz 170mW 10μA standby application processor for 3G cellular phones , 2002 .

[6]  Yoshifumi Matsushita,et al.  MPEG-4 Video/Audio Codec Processor , 2005 .

[7]  Y. Watanabe,et al.  An MPEG-4 video LSI with an error-resilient codec core based on a fast motion estimation algorithm , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  K. Ohmori,et al.  A 160 mW, 80 nA standby, MPEG-4 audiovisual LSI with 16 Mb embedded DRAM and a 5 GOPS adaptive post filter , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Kristof Denolf,et al.  Communication primitives driven hardware design and test methodology applied on complex video applications , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[10]  M. Suzuki,et al.  An 81 MHz, 1280 /spl times/ 720pixels /spl times/ 30frames/s MPEG-4 video/audio CODEC processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..