Neuro chips with on-chip back-propagation and/or Hebbian learning

A layered neural net realized with two chips is described. One chip implements 24*24 synapses, a local weight control mechanism, and quantized +or-1 LSB, both momentum and weight update schemes. The other contains 24 neurons, implementing not only backward propagation (BP) but Hebbian learning, with 200-pF drive capability. Some experimental chip characteristics verifying the implemented techniques are given. >

[1]  Richard P. Lippmann,et al.  An introduction to computing with neural nets , 1987 .

[2]  R. Pinkham,et al.  An 11-million Transistor Neural Network Execution Engine , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Ralph Linsker,et al.  Self-organization in a perceptual network , 1988, Computer.

[4]  A. A. Abidi,et al.  An Analog CMOS Backward Error-propagation LSI , 1988, Twenty-Second Asilomar Conference on Signals, Systems and Computers.

[5]  Atsushi Iwata,et al.  Characteristics of floating gate device as analogue memory for neural networks , 1991 .

[6]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[7]  W. R. Moore,et al.  EEPROM synapses exhibiting pseudo-Hebbian plasticity , 1989 .

[8]  Shoji Otaka,et al.  High-speed CMOS I/O buffer circuits , 1992 .

[9]  Alan F. Murray.  Analogue noise-enhanced learning in neural network circuits , 1991 .

[10]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[11]  Randy L. Shimabukuro,et al.  Back propagation learning with trinary quantization of weight updates , 1991, Neural Networks.

[12]  A. Wu,et al.  Modified Hebbian auto-adaptive impulse neural circuits , 1990 .

[13]  Carsten Peterson,et al.  Explorations of the mean field theory learning algorithm , 1989, Neural Networks.

[14]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[15]  Alan F. Murray.  Silicon implementations of neural networks , 1989 .

[16]  D. R. Collins,et al.  Considerations for neural network hardware implementations , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  Geoffrey E. Hinton,et al.  Learning internal representations by error propagation , 1986 .

[18]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[19]  B. Widrow.  A Study of Rough Amplitude Quantization by Means of Nyquist Sampling Theory , 1956 .

[20]  Shoji Otaka,et al.  High-speed CMOS U0 Buffer Circuits , 1992 .