Optimization of Multiplexer Combination in RTL Logic Synthesis