Formal Verification System of Multi-clock Synchronous Circuits on Multimodal Logic