Switching-mode dependence of inductive noise in VLSI power bus lines
暂无分享,去创建一个
S. Hale | A.B. Icel | Jung-Suk Goo | M.M. Pelella | R. Klein | L. Zamudio | S. Butler | M. Lee | Judy Xilin An
[1] Yehea I. Ismail,et al. Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[2] Eby G. Friedman,et al. Inductive characteristics of power distribution grids in high speed integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.
[3] Nanju Na,et al. A methodology for the placement and optimization of decoupling capacitors for gigahertz systems [CMOS VLSI] , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.
[4] M. Swaminathan,et al. Modeling of power supply noise in large chips with nonlinear circuits , 2002, Electrical Performance of Electronic Packaging,.
[5] S. Gupta,et al. Validation and test issues related to noise induced by parasitic inductances of VLSI interconnects , 2002 .
[6] J. S. Neely,et al. Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .
[7] Norman J. Rohrer,et al. SOI circuit design concepts , 2000 .
[8] Nanju Na,et al. Modeling and transient simulation of planes in electronic packages , 2000 .