Mesh routing topologies for multi-FPGA systems

There is currently great interest in using fixed arrays of FPGAs for logic emulators, custom computing devices, and software accelerators. An important part of designing such a system is determining the proper routing topology to use to interconnect the FPGAs. This topology can have a great effect on the area and delay of the resulting system. Crossbar, Hierarchical Crossbar, and Mesh interconnection schemes have all been proposed for use in FPGA-based systems. In this paper, we examine Mesh interconnection schemes, and propose several constructs for more efficient topologies. These reduce interchip delays by more than 60% over the basic four-way Mesh.

[1]  Dzung T. Hoang,et al.  Searching genetic databases on Splash 2 , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[2]  Of references. , 1966, JAMA.

[3]  Mark Shand,et al.  Programmable active memories: reconfigurable systems come of age , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Martine D. F. Schlag,et al.  BORG: A RECONFIGURABLE PROTOTYPING BOARD USING FIELD-PROGRAMMABLE GATE ARRAYS , 1991 .

[5]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[6]  Eric Lemoine,et al.  Run time reconfiguration of FPGA for scanning genomic databases , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[7]  S. A. Cuccaro,et al.  The CM-2X: a hybrid CM-2/Xilinx prototype , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[8]  Russell Tessier,et al.  The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment , 1994 .

[9]  Herman Schmit,et al.  Hidden Markov modeling and fuzzy controllers in FPGAs , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[10]  Ashok Samal,et al.  HGA: A Hardware-Based Genetic Algorithm , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[11]  Jean Vuillemin,et al.  Programmable Active Memories: A Performance Assessment , 1992, Heinz Nixdorf Symposium.

[12]  Joseph Varghese,et al.  An efficient logic emulation system , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[13]  S. Monaghan,et al.  Reconfigurable multi-bit processor for DSP applications in statistical physics , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[14]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[15]  Scott Hauck,et al.  Multi-FPGA systems , 1996 .

[16]  Anant Agarwal,et al.  TIERS: Topology IndependEnt Pipelined Routing and Scheduling for VirtualWire™ Compilation , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[17]  Laurent Moll,et al.  High-Energy Physics on DECPeRLe-1 Programmable Active Memory , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[18]  Daniel P. Lopresti,et al.  SPLASH: A Reconfigurable Linear Logic Array , 1990, ICPP.

[19]  Gaetano Borriello,et al.  Pin assignment for multi-FPGA systems , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Martine D. F. Schlag,et al.  Architectural tradeoffs in field-programmable-device-based computing systems , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[21]  Reinhard Männer,et al.  Enable++: a second generation FPGA processor , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[22]  S. Monaghan,et al.  A reconfigurable Monte-Carlo clustering processor (MCCP) , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[23]  Nigel M. Allinson,et al.  FPGA acceleration of electronic design automation tasks , 1994 .

[24]  Carl Ebeling,et al.  Mesh Routing Topologies For FPGA Arrays , 1994 .

[25]  A. Smith,et al.  PRISM-II compiler and architecture , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.