Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-/spl mu/m CMOS technology

This paper presents a 1.2 V/2.5 V tolerant I/O buffer design with only thin gate-oxide devices. The novel floating N-well and gate-tracking circuits in mixed-voltage I/O buffer are proposed to overcome the problem of leakage current, which will occur in the conventional CMOS I/O buffer when using in the mixed-voltage I/O interfaces. The new proposed 1.2 V/2.5 V tolerant I/O buffer design has been successfully verified in a 0.13-/spl mu/m salicided CMOS process, which can be also applied in other CMOS processes to serve different mixed-voltage I/O interfaces.

[1]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[2]  Takayasu Sakurai,et al.  3.3V-5V compatible I/O circuit without thick gate oxide , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[3]  J. Williams.  Mixing 3-V and 5-V ICs , 1993, IEEE Spectrum.

[4]  Y. Tokuda,et al.  A 3.3 V ASIC for mixed voltage applications with shut down mode , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[5]  E. C. Dijkmans,et al.  A 3/5 V compatible I/O buffer , 1995 .

[6]  Steven H. Voldman,et al.  ESD protection in a mixed-voltage interface and multirail disconnected power grid environment in 0.50- and 0.25-/spl mu/m channel length CMOS technologies , 1995 .

[7]  Deng-Yuan Chen.  Design of a mixed 3.3 V and 5 V PCI I/O buffer , 1996, 2nd International Conference on ASIC.

[8]  S. Mittl,et al.  Accelerated gate-oxide breakdown in mixed-voltage I/O circuits , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[9]  M.-D. Ker.  Area-efficient VDD-to-vSS ESD Clamp Circuit By Using Substrate-triggering Field-oxide Device (STFFOD) For Whole-chip ESD Protection , 1997, Proceedings of Technical Papers. International Symposium on VLSI Technology, Systems, and Applications.

[10]  Timothy J. Maloney,et al.  Basic ESD and I/O Design , 1998 .

[11]  K. Bult.  Broadband communication circuits in pure digital deep sub-micron CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[12]  Anne-Johan Annema,et al.  5.5-V I/O in a 2.5-V 0.25-/spl mu/m CMOS technology , 2001 .

[13]  Ming-Dou Ker,et al.  Electrostatic discharge protection design for mixed-voltage CMOS I/O buffers , 2002 .