A 110–250V 2MHz isolated DC-DC converter with integrated high-speed synchronous three-level gate drive

This paper presents techniques for high-voltage isolated converters to achieve high power efficiency at high switching frequencies. To minimize the converter switching loss, an isolated quasi-square-wave zero-voltage switching three-level half-bridge architecture is adopted. An integrated synchronous three-level gate driver is proposed to ensure reliability of all eGaN power FETs and provide fast propagation delays for high-frequency converter operation. Thanks to the auto-reconfigurability of the proposed VSW-based dead-time controller in the gate driver, ZVS of all power FETs with minimal body diode conduction loss can be achieved in a wide input range (110V-250V) to guarantee the reliability of the proposed converter. Implemented in a 0.7μm 700V CMOS-LDMOS process, the proposed gate driver achieves ≤ 18ns propagation delays and enables a 250V 45W isolated three-level converter to achieve the peak power efficiencies of 94.2% and 89.1% at 1MHz and 2MHz, respectively.

[1]  K. Ngo,et al.  Experience with 1 to 3 megahertz power conversion using eGaN FETs , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[2]  Hoi Lee,et al.  Enabling High-Frequency High-Efficiency Non-Isolated Boost Converters With Quasi-Square-Wave Zero-Voltage Switching and On-Chip Dynamic Dead-Time-Controlled Synchronous Gate Drive , 2015, IEEE Transactions on Power Electronics.

[3]  M. Jovanovic,et al.  Adaptive off-time control for variable-frequency, soft-switched flyback converter at light loads , 2002 .

[4]  M. Ferdowsi,et al.  Improving the Dynamic Response of a Flying-Capacitor Three-Level Buck Converter , 2013, IEEE Transactions on Power Electronics.

[5]  Weihong Qiu,et al.  Lossless snubber circuits for current doubler rectifiers to reduce reverse-recovery losses , 2003, IECON'03. 29th Annual Conference of the IEEE Industrial Electronics Society (IEEE Cat. No.03CH37468).

[6]  Fred C. Lee,et al.  Three level buck converter with control and soft startup , 2009, 2009 IEEE Energy Conversion Congress and Exposition.

[7]  Fu-Zen Chen,et al.  Digital Control for Improved Efficiency and Reduced Harmonic Distortion Over Wide Load Range in Boost PFC Rectifiers , 2010, IEEE Transactions on Power Electronics.

[8]  Lin Cong,et al.  100-V 2-MHz isolated QSW-ZVS three-level DC-DC converter with on-chip dynamic dead-time controlled synchronous gate driver for eGaN power FETs , 2015, 2015 IEEE Applied Power Electronics Conference and Exposition (APEC).