Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust Path Delay Faults

We present a symbolic-event-propagation-based scheme to generate hazard-free tests for robust path delay faults. This approach identifies all robustly testable paths in a circuit and the corresponding complete set of test vectors. We address the problem of finding a minimal set of test vectors that covers all robustly testable paths. We propose greedy and simulated-annealing-based algorithms to find the same. Results on ISCAS89 benchmark circuits show a considerable reduction in test vectors for covering all robustly testable paths.

[1]  Rolf Drechsler,et al.  Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults , 2007, 2007 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2007).

[2]  Pallab Dasgupta,et al.  Event propagation for accurate circuit delay calculation using SAT , 2008, TODE.

[3]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[4]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[5]  Prathima Agrawal,et al.  Test Generation for Path Delay Faults Using Binary Decision Diagrams , 1995, IEEE Trans. Computers.

[6]  Spyros Tragoudas,et al.  Implicit Identification of Non-Robustly Unsensitizable Paths using Bounded Delay Model , 2008, 2008 IEEE International Test Conference.

[7]  P. P. Chakrabarti,et al.  Reasoning about timing behavior of digital circuits using symbolic event propagation and temporal logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Xin-She Yang,et al.  Introduction to Algorithms , 2021, Nature-Inspired Optimization Algorithms.

[9]  David Hung-Chang Du,et al.  Path sensitization in critical path problem [logic circuit design] , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Irith Pomeranz,et al.  Delay fault models for VLSI circuits1 , 1998, Integr..

[11]  David Hung-Chang Du,et al.  Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[12]  Michael H. Schulz,et al.  Advanced automatic test pattern generation techniques for path delay faults , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[13]  Robert K. Brayton,et al.  Equivalence of robust delay-fault and single stuck-fault test generation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[14]  Robert K. Brayton,et al.  Timing analysis and delay-fault test generation using path-recursive functions , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[15]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[16]  K. Antreich,et al.  Fast test pattern generation for all path delay faults considering various test classes , 1993, Proceedings ETC 93 Third European Test Conference.

[17]  Pallab Dasgupta,et al.  A Framework for Estimating Peak Power in Gate-Level Circuits , 2006, PATMOS.

[18]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1997, J. Electron. Test..

[19]  Sungho Kang,et al.  Efficient Path Delay Testing Using Scan Justification , 2003 .

[20]  Joao Marques-Silva,et al.  On applying incremental satisfiability to delay fault testing , 2000, DATE '00.

[21]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.