A Power-Efficient Digital Technique for Gain and Offset Correction in Slope ADCs

In this brief, a power-efficient digital technique for gain and offset correction in slope analog-to-digital converters (ADCs) has been proposed. The technique is especially useful for imaging arrays with massively parallel image acquisition where simultaneous compensation of dark signal non-uniformity (DSNU) as well as photo-response non-uniformity (PRNU) is critical. The presented approach is based on stopping the ADC clock by a specially prepared clock-enable pulse sequence. This brief describes the properties of ADCs utilizing this clock stopping technique, including power dissipation, integral, and differential nonlinearity. The experimental validation has been performed for the ASIC implementation of the 128-pixel imager containing photo-sensors integrated with ADCs. Finally, a modification is proposed that increases the accuracy of the gain correction. Measurements confirm functionality of the proposed approach. Reduction of the PRNU (to ~0.4 LSB) has been achieved as well.

[1]  Matteo Perenzoni,et al.  A 160$\times$ 120-Pixels Range Camera With In-Pixel Correlated Double Sampling and Fixed-Pattern Noise Correction , 2011, IEEE Journal of Solid-State Circuits.

[2]  Hiroshi Toshiyoshi,et al.  Pixel-Parallel 3-D Integrated CMOS Image Sensors With Pulse Frequency Modulation A/D Converters Developed by Direct Bonding of SOI Layers , 2015, IEEE Transactions on Electron Devices.

[3]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Pawel Grybos,et al.  Design and Tests of the Vertically Integrated Photon Imaging Chip , 2014, IEEE Transactions on Nuclear Science.

[5]  Mo Chen,et al.  Determining Image Origin and Integrity Using Sensor Noise , 2008, IEEE Transactions on Information Forensics and Security.

[6]  Abbas El Gamal,et al.  Gain fixed-pattern-noise correction via optical flow , 2002, IS&T/SPIE Electronic Imaging.

[7]  Stefan C. Lauxtermann,et al.  High-speed camera based on a CMOS active pixel sensor , 2000, Electronic Imaging.

[8]  W. Jendernalik,et al.  A CMOS Pixel With Embedded ADC, Digital CDS and Gain Correction Capability for Massively Parallel Imaging Array , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  A. El Gamal,et al.  CMOS image sensors , 2005, IEEE Circuits and Devices Magazine.

[10]  Piotr Dudek,et al.  Architecture and design of a programmable 3D-integrated cellular processor array for image processing , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[11]  Piotr Dudek,et al.  A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  H. Wey,et al.  An improved correlated double sampling circuit for low noise charge coupled devices , 1990 .

[13]  J. Jakusz,et al.  A High-Efficient Measurement System With Optimization Feature for Prototype CMOS Image Sensors , 2018, IEEE Transactions on Instrumentation and Measurement.

[14]  Stanislaw Szczepanski,et al.  An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Tadashi Shibata,et al.  A Computational Digital Pixel Sensor Featuring Block-Readout Architecture for On-Chip Image Processing , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.