Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing

In this paper we formulate three classes of optimization problems: the simple, monotonically constrained, and bounded Cong-He (CH)-programs. We reveal the dominance property under the local refinement (LR) operation for the simple CH-program, as well as the general dominance property under the pseudo-LR operation for the monotonically constrained CH-program and the extended-LR operation for the bounded CH-program. These properties enable a very efficient polynomial-time algorithm, using different types of LR operations to compute tight lower and upper bounds of the exact solution to any CH-program. We show that the algorithm is capable of solving many layout optimization problems in deep submicron iterative circuit and/or high-performance multichip module (MCM) and printed circuit board (PCB) designs. In particular, we apply the algorithm to the simultaneous transistor and interconnect sizing problem, and to the global interconnect sizing and spacing problem considering the coupling capacitance for multiple nets. We use tables precomputed from SPICE simulations and numerical capacitance extractions to model device delay and interconnect capacitance, so that our device and interconnect models are much more accurate than many used in previous interconnect optimization algorithms. Experiments show that the bound-computation algorithm can efficiently handle such complex models, and obtain solutions close to the global optimum in most cases. We believe that the CH-program formulations and the bound-computation algorithm can also be applied to other optimization problems in the computer-aided design field.

[1]  Martin D. F. Wong,et al.  A new approach to simultaneous buffer insertion and wire sizing , 1997, ICCAD.

[2]  Jason Cong,et al.  An efficient approach to simultaneous transistor and interconnect sizing , 1996, Proceedings of International Conference on Computer Aided Design.

[3]  Ernest S. Kuh,et al.  A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies , 1996, Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893).

[4]  Stephen P. Boyd,et al.  Optimal wire and transistor sizing for circuits with non-tree topology , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[5]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[6]  Jason Cong,et al.  Simultaneous driver and wire sizing for performance and power optimization , 1994, ICCAD.

[7]  Jason Cong,et al.  Optimal wiresizing under Elmore delay model , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  L. Vandenberghe,et al.  Optimal wire and transistor sizing for circuits with non-tree topology , 1997, ICCAD 1997.

[9]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[10]  Jason Cong,et al.  Simultaneous buffer and wire sizing for performance and power optimization , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[11]  Jason Cong,et al.  Optimal wiresizing for interconnects with multiple sources , 1995, TODE.

[12]  Yao-Wen Chang,et al.  Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation , 1996, 33rd Design Automation Conference Proceedings, 1996.

[13]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ross Baldick,et al.  A sequential quadratic programming approach to concurrent gate and wire sizing , 1995, ICCAD.

[15]  Chung-Ping Chen,et al.  A fast algorithm for optimal wire-sizing under Elmore delay model , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[16]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1995, ICCAD.

[17]  Jason Cong,et al.  An efficient technique for device and interconnect optimization in deep submicron designs , 1998, ISPD '98.

[18]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.

[19]  John Lillis,et al.  Table-lookup methods for improved performance-driven routing , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[20]  Jason Cong,et al.  Global interconnect sizing and spacing with consideration of coupling capacitance , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[21]  Sachin S. Sapatnekar,et al.  Wire sizing as a convex optimization problem: exploring the area-delay tradeoff , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Lawrence T. Pileggi,et al.  Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization , 1995, 32nd Design Automation Conference.

[23]  Jason Cong,et al.  Optimal wiresizing under the distributed Elmore delay model , 1993, ICCAD '93.

[24]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Jason Cong,et al.  Simultaneous buffer and wire sizing for performance and power optimization , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[26]  C. Chien,et al.  A 12.7 Mchip/s all-digital BPSK direct sequence spread-spectrum IF transceiver in 1.2 /spl mu/m CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[27]  J. Ecker.  Geometric Programming: Methods, Computations and Applications , 1980 .

[28]  Sung-Mo Kang,et al.  An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  A. Kahng,et al.  A new approach to simultaneous buffer insertion and wire sizing , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[30]  Martin D. F. Wong,et al.  Greedy wire-sizing is linear time , 1998, ISPD '98.

[31]  Jason Cong,et al.  An efficient approach to simultaneous transistor and interconnect sizing , 1996, ICCAD 1996.

[32]  Jason Cong,et al.  Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology , 1997, DAC.