论文信息 - Parallel architectures: Cache memories for dataflow systems

Parallel architectures: Cache memories for dataflow systems

Cache memory — so effective in traditional control-flow architecture — has the potential to enhance dataflow system performance as well. The authors explore the recent trend in combining dataflow and control-flow processing, which offers new alternatives in computer architecture design, and analyze cache memory's application to the dataflow environment.

Krishna M. Kavi | Ben Lee | Behrooz Shirazi | A. R. Hurson

[1] Sharilyn A. Thoreson,et al. Locality, a memory hierarchy, and program restructuring in a dataflow environment , 1989, J. Syst. Softw..

[2] A. Gupta,et al. Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results , 1989, ISCA '89.

[3] David E. Culler,et al. Compiler-Controlled Multithreading for Lenient Parallel Languages , 1991, FPCA.

[4] Mitsuhisa Sato,et al. Thread-based programming for the EM-4 hybrid dataflow machine , 1992, ISCA '92.

[5] Ali R. Hurson,et al. Dataflow architectures and multithreading , 1994, Computer.

[6] Guang R. Gao,et al. Advanced topics in dataflow computing and multithreading , 1994 .

[7] Krishna M. Kavi,et al. Design of cache memories for multi-threaded dataflow architecture , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[8] Norman P. Jouppi,et al. Available instruction-level parallelism for superscalar and superpipelined machines , 1989, ASPLOS III.