Yield and matching implications for static RAM memory array sense-amplifier design

The effects of MOS transistor mismatch upon sense-amplifier yield in synchronous static RAM memories is investigated. The matching characteristics of the two transistor layout styles are compared, a general formula is derived for calculating the statistical likelihood of the sense amplifier failing to read correct data given transistor size and input differential voltage, recommendations are made for optimizing size/speed/reliability trade-offs.

[1]  Alan Mathewson,et al.  Optimizing MOS transistor mismatch , 1998, IEEE J. Solid State Circuits.

[2]  D. Wendell,et al.  A 3.5 ns, 2 K×9 self timed SRAM , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[4]  Michel Steyaert,et al.  Matching of MOS transistors with different layout styles , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[5]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[7]  Mohammed Ismail,et al.  Characterization of transistor mismatch for statistical CAD of submicron CMOS analog circuits , 1993, 1993 IEEE International Symposium on Circuits and Systems.