A new functional fault model for FPGA application-oriented testing
暂无分享,去创建一个
[1] Y. Zorian,et al. SRAM-based FPGA's: testing the LUT/RAM modules , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[2] Giovanni Squillero,et al. RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..
[3] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..
[4] Yervant Zorian,et al. Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[5] Fabrizio Lombardi,et al. Detection of bridging faults in logic resources of configurable FPGAs using I/sub DDQ/ , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[6] Altera. Apex ii programmable logic device family data sheet , 2002 .
[7] Jonathan Rose,et al. CALL FOR ARTICLES IEEE Design & Test of Computers Special Issue on Microprocessors , 1996 .
[8] Charles E. Stroud,et al. BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[9] Michel Renovell,et al. Analyzing the test generation problem for an application-oriented test of FPGAs , 2000, Proceedings IEEE European Test Workshop.