Isolation issues in smart power integrated circuits

This paper analyses a major problem inherent to smart power integrated circuits employed with inductive loads, i.e. the rejection of carriers inside the substrate during switching off. Firstly, the physical mechanisms involved are presented as well as some solutions to minimize the perturbations inside the common substrate of the integrated circuit. Secondly, use of dielectrically isolated substrate to avoid the problem is critically assessed and leads to the conclusion that DI is not a perfect solution regarding the thermal dissipation and the switching speed.

[1]  N. Nolhier,et al.  Self-shielded high voltage SOI structures for HVICs , 1996, 1996 International Semiconductor Conference. 19th Edition. CAS'96 Proceedings.

[2]  Bruno Murari,et al.  Smart Power ICs , 1996 .

[3]  P. Rossel,et al.  Fabrication of SOI structures by uniform zone melting recrystallization for high voltage ICs , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.

[4]  Florin Udrea,et al.  Breakdown analysis in JI, SOI and partial SOI power structures , 1997, 1997 IEEE International SOI Conference Proceedings.

[5]  A.J. Auberton-Herve,et al.  SOI : Materials to Systems , 1996, International Electron Devices Meeting. Technical Digest.

[6]  Bantval J. Baliga,et al.  Interaction between monolithic, junction-isolated lateral insulated-gate bipolar transistors , 1991 .

[7]  G. Charitat,et al.  Substrate current protection in smart power IC's , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[8]  P.K.T. Mok,et al.  A power IC technology with excellent cross-talk isolation , 1996, IEEE Electron Device Letters.

[9]  Florin Udrea,et al.  Lateral insulated gate bipolar transistor (LIGBT) structure based on partial isolation SOI technology , 1997 .

[10]  G. Charitat,et al.  Active pull-down protection for full substrate current isolation in smart power IC's , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[11]  G. Charitat,et al.  Multi-ring active analogic protection for minority carrier injection suppression in smart power technology , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[12]  Alex Q. Huang,et al.  The influence of an LIGBT on CMOS latch up in power integrated circuit , 1995 .