Reconfigurable high performance architectures: How much are they ready for safety-critical applications?

Reconfigurable architectures are increasingly employed in a large range of embedded applications, mainly due to their ability to provide high performance and high flexibility, combined with the possibility to be tuned according to the specific task they address. Reconfigurable systems are today used in several application areas, and are also suitable for systems employed in safety-critical environments. The actual development trend in this area is focused on the usage of the reconfigurable features to improve the fault tolerance and the self-test and the self-repair capabilities of the considered systems. The state-of-the-art of the reconfigurable systems is today represented by Very Long Instruction Word (VLIW) processors and reconfigurable systems based on partially reconfigurable SRAM-based FPGAs. In this paper, we present an overview and accurate analysis of these two type of reconfigurable systems. The content of the paper is focused on analyzing design features, fail-safe and reconfigurable features oriented to self-adaptive mitigation and redundancy approaches applied during the design phase. Experimental results reporting a clear status of the test data and fault tolerance robustness are detailed and commented.

[1]  Wayne Luk,et al.  Design Optimizations for Tiled Partially Reconfigurable Systems , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Sebastian Müller,et al.  Towards a Graceful Degradable Multicore-System by Hierarchical Handling of Hard Errors , 2013, 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[3]  Stephan Wong,et al.  Support for dynamic issue width in VLIW processors using generic binaries , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Miodrag Potkonjak,et al.  Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Giovanni Squillero,et al.  An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis in SoCs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[6]  Matteo Sonza Reorda,et al.  On the development of diagnostic test programs for VLIW processors , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[7]  Matteo Sonza Reorda,et al.  On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, ICCAD.

[9]  Gary Swift,et al.  VIRTEX-4 VQ static SEU Characterization Summary , 2008 .

[10]  Albert Meixner,et al.  Detouring: Translating software to circumvent hard faults in simple cores , 2008, 2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN).

[11]  Stephan Wong,et al.  Configurable Fault-Tolerance for a Configurable VLIW Processor , 2013, ARC.

[12]  Stamatis Vassiliadis,et al.  Microcode Processing: Positioning and Directions , 2003, IEEE Micro.

[13]  Israel Koren,et al.  Fault-Tolerant Systems , 2007 .

[14]  Jürgen Teich,et al.  A Self-Adaptive SEU Mitigation System for FPGAs with an Internal Block RAM Radiation Particle Sensor , 2014, 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines.

[15]  Yu Cao,et al.  Guest Editors' Introduction: Reliability Challenges in Nano-CMOS Design , 2009, IEEE Des. Test Comput..

[16]  M. Caffrey,et al.  Domain Crossing Errors: Limitations on Single Device Triple-Modular Redundancy Circuits in Xilinx FPGAs , 2007, IEEE Transactions on Nuclear Science.

[17]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[18]  Gary Swift,et al.  Recent Single Event Effects Results in Advanced Reconfigurable Field Programmable Gate Arrays , 2010, 2011 IEEE Radiation Effects Data Workshop.

[19]  Gabriel L. Nazar,et al.  Simultaneous reconfiguration of issue-width and instruction cache for a VLIW processor , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[20]  Miodrag Potkonjak,et al.  High level synthesis for reconfigurable datapath structures , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[21]  Geoffrey Brown,et al.  ρ-VEX: A reconfigurable and extensible softcore VLIW processor , 2008, 2008 International Conference on Field-Programmable Technology.

[22]  Michael Glaß Dependability-Aware System-Level Design for Embedded Systems , 2011 .

[23]  Wenhai Li,et al.  A Self-Adaptive SEU Mitigation System for FPGAs with an Internal Block RAM Radiation Particle Sensor , 2013, FCCM 2013.

[24]  Tarek El-Ghazawi,et al.  Reconfigurable Computing: Architectures, Tools, and Applications , 2014, Lecture Notes in Computer Science.

[25]  Stamatis Vassiliadis,et al.  The MOLEN polymorphic processor , 2004, IEEE Transactions on Computers.

[26]  A. Lesea,et al.  Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis , 2008, IEEE Transactions on Nuclear Science.