A 4-kbit CCD memory array has been fabricated using electron-beam lithography for the high-resolution patterns and projection lithography to define the low-resolution features. The basic CCD cell size is 3.2 µm × 4.2 µm consisting of a storage area 2.4 µm × 3.6 µm with a 0.8-µm barrier and a 0.6-µm channel stop. To make these small CCD's, as well as the associated short-channel MOSFET's, we modified the conventional MOS wafer processing. The new process for two-level polysilicon gates requires six electron-beam levels with a minimum resist feature of 0.3 µm. Alignment of the electron-beam patterns uses Ta benchmarks which we found to be compatible with MOS devices. Testing of the 4-kbit array and other shift resisters showed submicrometer channel-stops and barriers are feasible while maintaining low channel-to-channel crosstalk and charge-transfer efficiency greater than 0.9995. In addition, low capacitance output circuits defined by electron-beam lithography can detect the small number of charges in the high-resolution CCD's and amplify the signal sufficiently to recirculate the data.
[1]
M. Hatzakis,et al.
Electron Resists for Microcircuit and Mask Production
,
1969
.
[2]
Mihir Parikh.
Self‐consistent proximity effect correction technique for resist exposure (SPECTRE)
,
1978
.
[3]
H. Friedrich,et al.
Optimization of Alignment Marks and Their Electron Signals in a Semiconductor Process
,
1977
.
[4]
L. Yau.
Scaling of surface-channel charge-coupled devices
,
1976
.
[5]
F. S. Ozdemir,et al.
Composition and detection of alignment marks for electron‐beam lithography
,
1975
.
[6]
M. F. Tompsett,et al.
Charge Transfer Devices
,
1972
.
[7]
R. Dennard,et al.
Design of micron MOS switching devices
,
1972
.