Design for diagnosability and diagnostic strategies of WSI array architectures
暂无分享,去创建一个
[1] Melvin A. Breuer,et al. Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.
[2] R. Frankel,et al. SLASH-An RVLSI CAD system , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.
[3] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[4] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[5] Magdy Abadir,et al. A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.
[6] E.-F. Kouka,et al. A reconfigurable wafer scale array for image processing , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.
[7] Sy-Yen Kuo,et al. Computer-aided modeling and evaluation of reconfigurable VLSI processor arrays with VHDL , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Tae-chul Jung,et al. Divide-and-conquer in wafer scale array testing , 1990, 1990 Proceedings. International Conference on Wafer Scale Integration.
[9] Sy-Yen Kuo,et al. Efficient Reconfiguration Algorithms for Degradable , 1992 .
[10] Sy-Yen Kuo,et al. Efficient reconfiguration algorithms for degradable VLSI/WSI arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..