Novel soft erase and re-fill methods for a P/sup +/-poly gate nitride-trapping non-volatile memory device with excellent endurance and retention properties

This paper proposes a soft erase which is a short negative FN (Fowler-Nordheim) channel erase that can be performed after the hot-hole sector erase. By using a P/sup +/-poly gate, the gate injection is reduced and this soft erase produces an excellent self-converging property with desirable low V/sub T/, and it recovers both the hard-to-erase and over-erased cells. Since the hard-to-erase problem is solved by this soft erase, it can be combined with low-power programming methods such as CHISEL; more than 2 MB/s programming throughput is achieved, suitable for data Flash applications. Soft erase also possesses a strong electrical annealing effect to recover the hot-hole induced damages. Moreover, a shorter version of this soft erase method can be applied to the programmed state to eradicate shallow-level electrons and replace them with deep-level electrons (re-fill). Repeated "re-filling" of electrons results in a shifting of the trapped electron energy distribution to a "bluer" spectrum. Greatly improved endurance and retention properties are demonstrated by these new methods.

[1]  Yang Yang,et al.  Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures , 2000 .

[2]  J. Bu,et al.  On the go with SONOS , 2000 .

[3]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[4]  Chih-Yuan Lu,et al.  PHINES: a novel low power program/erase, small pitch, 2-bit per cell flash memory , 2002, Digest. International Electron Devices Meeting,.

[5]  Yao-Wen Chang,et al.  Modeling for the 2nd-bit effect of a nitride-based trapping storage flash EEPROM cell under two-bit operation , 2004 .

[6]  T.C. Lu,et al.  Reliability models of data retention and read-disturb in 2-bit nitride storage flash memory cells , 2003, IEEE International Electron Devices Meeting 2003.

[7]  M. Janai.  Data retention, endurance and acceleration factors of NROM devices , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[8]  T. Ma,et al.  Direct lateral profiling of hot-carrier-induced oxide charge and interface traps in thin gate MOSFET's , 1998 .

[9]  Chih-Yuan Lu,et al.  Cause of data retention loss in a nitride-based localized trapping storage flash memory cell , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[10]  B. Eitan,et al.  NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[11]  A novel 2-bit/cell nitride storage flash memory with greater than 1M P/E-cycle endurance , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  R. K. Smith,et al.  Monte Carlo simulation of the CHISEL flash memory cell , 2000 .

[13]  M.R. Pinto,et al.  Secondary Electron flash-a high performance, low power flash technology for 0.35 /spl mu/m and below , 1997, International Electron Devices Meeting. IEDM Technical Digest.