RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model

SystemC is committed to support the requirements for an integrated, HW/SW co-design flow, thus allowing the development of complex, multiprocessing, Systems-on Chip (MpSoC). To make this possible, efficient modeling and simulation methodologies for Real-Time, Embedded (RT/E) SW in SystemC have to be developed, so that the designer can verify and refine the application SW together with the rest of the elements of the platform. Accurate modeling of the application SW requires an accurate model of the RTOS. Nevertheless, low-level, dynamic timing characteristics of the RTOS such as time-slicing, priority-based preemptive scheduling, interrupts and exceptions do not have a direct implementation in SystemC.In this paper, techniques are proposed to accurately model the detailed RTOS functionality on top of the SystemC execution kernel. The model allows timed-simulation and refinement of the RT/E SW code in SystemC. The simulation technology has been applied to the development of a high-level, POSIX simulation library in SystemC. The library allows the designer a fast, sufficiently accurate, timed simulation of the application SW running on top of POSIX. As most current RTOSs support this standard, the library is portable to different development frameworks. The library provides the required infrastructure for a complete, multiprocessing, HW/SW co-simulation environment at different abstraction levels using SystemC.

[1]  Fernando Herrera,et al.  Embedded software generation from systemC for platform based design , 2003 .

[2]  Jan Madsen,et al.  Abstract RTOS modeling for multiprocessor system-on-chip , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[3]  Wolfgang Rosenstiel,et al.  SystemC: methodologies and applications , 2003 .

[4]  Aloysius K. Mok,et al.  Timed RTOS modeling for embedded system design , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[5]  Corporate Ieee,et al.  Information Technology-Portable Operating System Interface , 1990 .

[6]  Soonhoi Ha,et al.  Fast and Time-Accurate Cosimulation with OS Scheduler Modeling , 2003, Des. Autom. Embed. Syst..

[7]  Ahmed Amine Jerraya,et al.  System-on-a-Chip Cosimulation and Compilation , 1997, IEEE Des. Test Comput..

[8]  Fernando Herrera,et al.  Single Source Design Environment for Embedded Systems Based on SystemC , 2004, Des. Autom. Embed. Syst..

[9]  Hiroaki Takada,et al.  RTOS-centric hardware/software cosimulator for embedded system design , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[10]  Luca Benini,et al.  SystemC Cosimulation and Emulation of Multiprocessor SoC Designs , 2003, Computer.

[11]  Ahmed Amine Jerraya,et al.  Automatic generation of fast timed simulation models for operating systems in SoC design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Hiroyuki Tomiyama,et al.  Modeling Fixed-Priority Preemptive Multi-Task Systems in SpecC , 2001 .

[13]  Norbert Wehn,et al.  Embedded Software for SoC , 2003, Springer US.

[14]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[15]  Eugenio Villar,et al.  POSIX modeling in SystemC , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[16]  Andreas Gerstlauer,et al.  RTOS modeling for system level design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[17]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models , 2000 .

[18]  Javier Castillo,et al.  Platform based on open-source cores for industrial applications , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[19]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models, Second Edition , 2003 .

[20]  Fernando Herrera,et al.  System-level performance analysis in SystemC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[21]  Yoshinori Takeuchi,et al.  RTK-Spec TRON: a simulation model of an ITRON based RTOS kernel in SystemC , 2005, Design, Automation and Test in Europe.