Design of power efficient All Digital Phase Locked Loop (ADPLL)

This paper presents a power efficient design of All Digital Phase Locked Loop (ADPLL). The proposed ADPLL uses power optimized digital loop filter instead of the conventional one. The power optimization of digital loop filter is carried out with the aid of clock gating technique without degrading the performance of the overall system. The proposed architecture is implemented using Verilog HDL and is synthesized using Cadence RTL compiler using gpdk 45 nm technology. To validate its functionality, verification and simulation is done by using the Cadence IES (Incisive Enterprise Simulator) tool. The power consumption of this ADPLL is 0.704 μW at a center frequency of 625 KHz. The total chip area is 207 μm2.

[1]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.

[2]  Tony S. H. Lee,et al.  The design of cmos radio-frequency integrated circuits"cambridge university press , 1998 .

[3]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[4]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[5]  M. Kumar,et al.  ADPLL design and implementation on FPGA , 2013, 2013 International Conference on Intelligent Systems and Signal Processing (ISSP).

[6]  Robert B. Staszewski,et al.  A low-power all-digital PLL architecture based on phase prediction , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[7]  S. S. Salankar,et al.  Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.

[8]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Pavan Kumar Hanumolu,et al.  A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Toshimasa Matsuoka,et al.  A low-voltage design of controller-based ADPLL for implantable biomedical devices , 2015, 2015 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[11]  Seongdo Kim,et al.  A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.