Communication performance in multiple-bus systems

A simple queueing model is presented for studying the effect of multiple-bus interconnection networks on the performance of asynchronous multiprocessor systems. The proposed model is suitable for systems in which each processor has a local memory and is thus able to continue processing while waiting for a response from the global memory. An approximate, closed-form solution is given that is simple and easy to use for any number of processors, buses, or memory modules and for arbitrary memory block size. The model is used to study the access time of the global memory as a function of the number of buses for different local-memory/global-memory traffic rates. >

[1]  Alan Jay Smith,et al.  Sequential Program Prefetching in Memory Hierarchies , 1978, Computer.

[2]  Janak H. Patel.  Analysis of Multiprocessors with Private Cache Memories , 1982, IEEE Transactions on Computers.

[3]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[4]  Mateo Valero,et al.  Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[5]  Charles Y. Hitchcock,et al.  Analyzing multiple register sets , 1985, ISCA '85.

[6]  Marco Ajmone Marsan,et al.  Markov Models for Multiple Bus Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[7]  Keki B. Irani,et al.  A Closed-Form Solution for the Perfornance Analysis of Multiple-Bus Multiprocessor Systems , 1984, IEEE Transactions on Computers.

[8]  Ralph Grishman,et al.  The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer , 1983, IEEE Transactions on Computers.

[9]  Edward D. Lazowska,et al.  Quantitative system performance - computer system analysis using queueing network models , 1983, Int. CMG Conference.

[10]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[11]  John P. Hayes,et al.  Analysis of Multiple-Bus Interconnection Networks , 1986, J. Parallel Distributed Comput..

[12]  Philip Heidelberger,et al.  Computer Performance Evaluation Methodology , 1984, IEEE Transactions on Computers.