Analytical Model for High–Level Area Estimation of FPGA Design

[1]  Paul Schumacher,et al.  Fast and accurate resource estimation of RTL-based designs targeting FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[2]  Stephen Dean Brown,et al.  Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Fadi J. Kurdahi,et al.  Compile-time area estimation for LUT-based FPGAs , 2006, TODE.

[4]  James C. Hoe,et al.  Fast and accurate resource estimation of automatically generated custom DFT IP cores , 2006, FPGA '06.

[5]  Frank Vahid,et al.  Incremental hardware estimation during hardware/software functional partitioning , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Chaitali Chakrabarti,et al.  Accurate models for estimating area and power of FPGA implementations , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.

[7]  Peter Zipf,et al.  Area estimation of look-up table based fixed-point computations on the example of a real-time high dynamic range imaging system , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[8]  M.B. Abdelhalim,et al.  Fast FPGA-based area and latency estimation for a novel hardware/software partitioning scheme , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.

[9]  Niu Gang,et al.  Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures , 2006 .

[10]  Gerhard Tröster,et al.  High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs , 2000, FPL.

[11]  Eduardo A. C. da Costa,et al.  SATD hardware architecture based on 8×8 Hadamard Transform for HEVC encoder , 2015, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS).

[12]  Alok N. Choudhary,et al.  Accurate area and delay estimators for FPGAs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Axel Jantsch,et al.  FPGA resource and timing estimation from Matlab execution traces , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[14]  Scott McMillan,et al.  A System Level Resource Estimation Tool for FPGAs , 2004, FPL.

[15]  Luciano Lavagno,et al.  A hardware/software co-design flow and IP library based on simulink , 2001, DAC '01.

[16]  Ian Grout,et al.  AES implementation on Xilinx FPGAs suitable for FPGA based WBSNs , 2015, 2015 9th International Conference on Sensing Technology (ICST).

[17]  Jörg Henkel,et al.  High-level estimation techniques for usage in hardware/software co-design , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[18]  Guochang Gu,et al.  Rapid FPGA-based Delay Estimation for the Hardware/Software Partitioning , 2013, J. Networks.

[19]  Yonggang Wang,et al.  A 128-Channel, 710 M Samples/Second, and Less Than 10 ps RMS Resolution Time-to-Digital Converter Implemented in a Kintex-7 FPGA , 2015, IEEE Transactions on Nuclear Science.

[20]  Jari Nurmi,et al.  High-level parameterizable area estimation modeling for ASIC designs , 2014, Integr..