Design and Implementation of a DDR3-based Memory Controller
暂无分享,去创建一个
Xie Lunguo | Dou Qiang | Luo Li | Pan Guoteng | Ou Guodong | Pan Guoteng | Luo Li | Ou Guodong | Dou Qiang | Xie Lunguo
[1] Magnus Jahre,et al. Low-cost open-page prefetch scheduling in chip multiprocessors , 2008, 2008 IEEE International Conference on Computer Design.
[2] Onur Mutlu,et al. Prefetch-Aware DRAM Controllers , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.
[3] Lizy Kurian John,et al. Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[4] Engin Ipek,et al. Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing , 2010, ISCA.
[5] Pedro López,et al. An hybrid eDRAM/SRAM macrocell to implement first-level data caches , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[6] Bruce Jacob,et al. Memory Systems: Cache, DRAM, Disk , 2007 .
[7] Mor Harchol-Balter,et al. ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.
[8] Yuan Xie,et al. Modeling, Architecture, and Applications for Emerging Memory Technologies , 2011, IEEE Design & Test of Computers.