Cache designs with partial address matching

One critical aspect in designing set-associative cache at high clock rate is deriving timely results from directory lookup. In this paper we investigate the possibility of accurately approximating the results of conventional directory search with faster matches of few partial address bits. Such fast and accurate approximations may be utilized to optimize cache access timing, particularly in a customized design environment. Through analytic and simulation studies we examine the trade-offs of various design choices. We also discuss few other applications of partial address matching to computer designs.

[1]  Lishing Liu Partial address directory for cache access , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Alan Jay Smith,et al.  Cache Memories , 1982, CSUR.

[3]  Mark D. Hill,et al.  A case for direct-mapped caches , 1988, Computer.

[4]  R. E. Kessler,et al.  Inexpensive implementations of set-associativity , 1989, ISCA '89.

[5]  T. Wada,et al.  An analytical access time model for on-chip cache memories , 1992 .

[6]  Alan Jay Smith,et al.  A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory , 1978, IEEE Transactions on Software Engineering.

[7]  L. Liu,et al.  Early resolution of address translation in cache design , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[8]  Kimming So,et al.  Cache design of a sub-micron CMOS system/370 , 1987, ISCA '87.

[9]  S. G. Tucker,et al.  The IBM 3090 System: An Overview , 1986, IBM Syst. J..

[10]  Alan Jay Smith,et al.  Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through , 1979, JACM.

[11]  Mark Horowitz,et al.  Performance tradeoffs in cache design , 1988, ISCA '88.