Energy-Reliability trade-Off for NoCs

Solutions for combined energy minimization and communication reliability control have to be developed for SoC networks. Redundant encodings and error-resilient protocols create new degrees of freedom for trading off energy against realiability and viceversa. In this chapter, the theoretical framework for energy and realiability analysis is introduced and several error control and recovery strategies are investigated in a realistic SoC setting. Furthermore, the chapter provides guidelines and methods to select the most appropriate error control scheme for a given reliability and/or energy efficiency constraint.

[1]  Cecilia Metra,et al.  Optimization of error detecting codes for the detection of crosstalk originated errors , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Dhiraj K. Pradhan,et al.  Fault-tolerant computing : theory and techniques , 1986 .

[3]  Malgorzata Marek-Sadowska,et al.  Automatic Sizing of Power/Ground (P/G) Networks in VLSI , 1989, 26th ACM/IEEE Design Automation Conference.

[4]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[5]  Jörg Henkel,et al.  An adaptive dictionary encoding scheme for SOC data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Luca Benini,et al.  Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  T. Steinecke.  Design-in for EMC on CMOS large-scale integrated circuits , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[8]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Dennis Sylvester,et al.  Analytical modeling and characterization of deep-submicrometer interconnect , 2001 .

[10]  Naresh R. Shanbhag,et al.  A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[11]  A. Taylor,et al.  An on-chip voltage regulator using switched decoupling capacitors , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  C. Svensson.  Optimum voltage swing on on-chip and off-chip interconnects , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[13]  S. Williams,et al.  Architectures for fast encoding and error detection of cyclic codes , 1992 .

[14]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[15]  Kaushik Roy,et al.  Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[17]  Luca Benini,et al.  Low power error resilient encoding for on-chip data buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[18]  Tomás Lang,et al.  Extension of the working-zone-encoding method to reduce the energy on the microprocessor data bus , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[19]  Kwang-Ting Cheng,et al.  Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.

[20]  Alessandro Bogliolo.  Encodings for high-performance for energy-efficient signaling , 2001, ISLPED '01.

[21]  William J. Dally,et al.  Digital systems engineering , 1998 .

[22]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[23]  A. Albicki,et al.  Partitioned and parallel cyclic redundancy checking , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[24]  Luca Benini,et al.  Architectures and synthesis algorithms for power-efficient businterfaces , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Naresh R. Shanbhag,et al.  Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Giovanni De Micheli,et al.  An adaptive low-power transmission scheme for on-chip networks , 2002, 15th International Symposium on System Synthesis, 2002..

[27]  Nur A. Touba,et al.  Weight-based codes and their application to concurrent error detection of multilevel circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[28]  Cecilia Metra,et al.  On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Burton R. Saltzberg,et al.  Error-burst detection with tandem CRCs , 1991, IEEE Trans. Commun..

[30]  George Varghese,et al.  Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[31]  Cecilia Metra,et al.  Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[32]  Tomás Lang,et al.  Working-zone encoding for reducing the energy in microprocessor address buses , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[33]  K.-H. Erhard,et al.  Topology optimization techniques for power/ground networks in VLSI , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[34]  Anantha Chandrakasan,et al.  Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[35]  Dietmar Müller,et al.  Adaptive Bus Encoding Technique for Switching Activity Reduced Data Transfer over Wide System Buses , 2000, PATMOS.