ESD protection design challenges for a high pin-count alpha microprocessor in a 0.13 μm CMOS SOI technology

We illustrate the complexity of designing ESD protection for a 64-bit microprocessor employing 140 million transistors. This IC contains 901 I/O signals, most operating at >1 Gbit/sec/pin, and ten power supplies split into 27 domains. An extensive set of CAD tools used to expedite ESD-related chip assembly and to analyze finished layout is described.

[1]  C. Duvvury,et al.  An automated tool for detecting ESD design errors , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[2]  W.R. Anderson,et al.  Cross-referenced ESD protection for power supplies [microprocessors] , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[3]  J.W. Miller,et al.  Engineering the cascoded NMOS output buffer for maximum V/sub t1/ , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[4]  Timothy J. Maloney,et al.  Stacked PMOS clamps for high voltage power supply protection , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[5]  Cynthia A. Torres,et al.  Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  R. Hokinson,et al.  Implementation of an Alpha microprocessor in SOI , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Wilson Kan,et al.  Stacked PMOS clamps for high voltage power supply protection , 1999 .

[8]  D. Hui,et al.  Electrostatic discharge (ESD) protection in silicon-on-insulator (SOI) CMOS technology with aluminum and copper interconnects in advanced microprocessor semiconductor chips , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).