Parallel Jacobi EVD Methods on Integrated Circuits

Design strategies for parallel iterative algorithms are presented. In order to further study different tradeoff strategies in design criteria for integrated circuits, A 10 × 10 Jacobi Brent-Luk-EVD array with the simplified µ-CORDIC processor is used as an example. The experimental results show that using the µ-CORDIC processor is beneficial for the design criteria as it yields a smaller area, faster overall computation time, and less energy consumption than the regular CORDIC processor. It is worth to notice that the proposed parallel EVD method can be applied to real-time and low-power array signal processing algorithms performing beamforming or DOA estimation.

[1]  Martin Margala,et al.  Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Ray Andraka,et al.  A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.

[3]  Jean-Marc Delosme,et al.  Highly concurrent computing structures for matrix arithmetic and signal processing , 1982, Computer.

[4]  Mikko Valkama,et al.  Widely-linear beamforming and RF impairment suppression in massive antenna arrays , 2013, Journal of Communications and Networks.

[5]  Kavita Khare,et al.  CORDIC-based window implementation to minimise area and pipeline depth , 2013, IET Signal Process..

[6]  Jürgen Götze,et al.  An Efficient Jacobi-like Algorithm for Parallel Eigenvalue Computation , 1993, IEEE Trans. Computers.

[7]  R. Brent,et al.  The Solution of Singular-Value and Symmetric Eigenvalue Problems on Multiprocessor Arrays , 1985 .

[8]  Erik G. Larsson,et al.  Scaling Up MIMO: Opportunities and Challenges with Very Large Arrays , 2012, IEEE Signal Process. Mag..

[9]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[10]  Jurgen Gotze,et al.  VLSI circuit design concept for parallel iterative algorithms in nanoscale , 2009, 2009 9th International Symposium on Communications and Information Technology.

[11]  Yang Liu,et al.  Hardware architectures for eigenvalue computation of real symmetric matrices , 2009, IET Comput. Digit. Tech..

[12]  José Luis Lázaro,et al.  Implementation in Fpgas of Jacobi Method to Solve the Eigenvalue and Eigenvector Problem , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[13]  Juan José Murillo-Fuentes,et al.  Gaussian Processes for Nonlinear Signal Processing: An Overview of Recent Advances , 2013, IEEE Signal Processing Magazine.

[14]  Jürgen Götze,et al.  Low power enhancements for parallel algorithms , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[15]  Abbes Amira,et al.  Improved SVD systolic array and implementation on FPGA , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[16]  Keshab K. Parhi,et al.  Digital Signal Processing for Multimedia Systems , 1999 .

[17]  Nitesh Kumar.  CORDIC Designs for Fixed Angle of Rotation. , 2013 .

[18]  Gene H. Golub,et al.  Matrix computations , 1983 .

[19]  J URGEN G OTZE.  An Algorithm and Architecture Based on Orthonormal {Rotations for Computing the Symmetric EVD , .

[20]  K. Saranya.  Low Power and Area-Efficient Carry Select Adder , 2013 .