A CML Ring Oscillator-Based Supply-Insensitive PLL With On-Chip Calibrations

A 1.5-2.5 GHz current-mode logic (CML) ring oscillator-based supply-insensitive phase-locked loop (PLL) employing two different topologies of CML ring oscillators that compensate for the supply variations is presented. In addition, an on-chip calibration scheme is designed to ensure the voltage-controlled oscillators (VCOs) to operate at the optimum operating point where the PLL achieves nearly the best power supply rejection. This work shows more than 96% reduction in supply sensitivity of VCOs compared with the conventional topology. In addition, the sinusoidal jitter is improved by at least 70% closed-loop with the on-chip calibrations. The chip was fabricated in SMIC 0.18 μm CMOS process.

[1]  Bertan Bakkaloglu,et al.  A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation , 2013, IEEE Journal of Solid-State Circuits.

[2]  E. Alon,et al.  Replica compensated linear regulators for supply-regulated phase-locked loops , 2006, IEEE Journal of Solid-State Circuits.

[4]  Ping-Hsuan Hsieh,et al.  Minimizing the Supply Sensitivity of a CMOS Ring Oscillator Through Jointly Biasing the Supply and Control Voltages , 2009, IEEE Journal of Solid-State Circuits.

[5]  Kyoungho Woo,et al.  Dual-DLL-based CMOS all-digital temperature sensor for microprocessor thermal monitoring , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Edgar Sánchez-Sinencio,et al.  A Spur-Frequency-Boosting PLL With a −74 dBc Reference-Spur Suppression in 90 nm Digital CMOS , 2013, IEEE Journal of Solid-State Circuits.

[7]  Payam Heydari.  Analysis of the PLL jitter due to power/ground and substrate noise , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  SeongHwan Cho,et al.  A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[9]  Geert Van der Plas,et al.  Substrate noise immune design of an LC-tank VCO using sensitivity functions , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[10]  Xiaoyan Gui,et al.  Design of CML Ring Oscillators With Low Supply Sensitivity , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Kartikeya Mayaram,et al.  Analysis of supply and ground noise sensitivity in ring and LC oscillators , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[12]  Woo-Young Choi,et al.  A 990-$\mu\hbox{W}$ 1.6-GHz PLL Based on a Novel Supply-Regulated Active-Loop-Filter VCO , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Chih-Kong Ken Yang,et al.  A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation , 2003 .

[14]  P. Larsson,et al.  Measurements and analysis of PLL jitter caused by digital switching noise , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[15]  M. Tiebout,et al.  MOS varactors with n- and p-type gates and their influence on an LC-VCO in digital CMOS , 2003, IEEE J. Solid State Circuits.

[16]  J. Choma,et al.  A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter , 2001, IEEE J. Solid State Circuits.

[17]  Un-Ku Moon,et al.  An On-chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[18]  Mingliang Liu.  Basic MOS Device Physics , 2006 .

[19]  Ping-Ying Wang,et al.  15.3 A 2.4GHz ADPLL with digital-regulated supply-noise-insensitive and temperature-self-compensated ring DCO , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[20]  Amr Elshazly,et al.  A 0.4-to-3 GHz Digital PLL With PVT Insensitive Supply Noise Cancellation Using Deterministic Background Calibration , 2011, IEEE Journal of Solid-State Circuits.

[21]  Jonghae Kim,et al.  A 31 GHz CML ring VCO with 5.4 ps delay in a 0.12-/spl mu/m SOI CMOS technology , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).