HBM parameter extraction and Transient Safe Operating Area

The extraction of ESD parameters and a Transient Safe Operating Area (TSOA) based on on-wafer HBM-IV measurements with voltage and current waveform capturing are introduced. The HBM parameters provide an easy way to get valuable insights in the transient device operation of ESD protection devices, circuits and their safe operating area under HBM stress conditions.

[1]  Javier A. Salcedo,et al.  Very fast transient simulation and measurement methodology for ESD technology development , 2009, 2009 IEEE International Reliability Physics Symposium.

[2]  G. Groeseneken,et al.  Self-protection capability of power arrays , 2009, 2009 31st EOS/ESD Symposium.

[3]  G. Groeseneken,et al.  Improving the ESD self-protection capability of integrated power NLDMOS arrays , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[4]  V.A. Vashchenko,et al.  Mixed Device-Circuit Solution for ESD Protection of High-Voltage Fast pins , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  Peter Moens,et al.  TLP Characterization of large gate width devices , 2007, Microelectron. Reliab..

[6]  V.A. Vashchenko,et al.  Active Control of the Triggering Characteristics of NPN BJT, BSCR and NLDMOS-SCR Devices , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[7]  Mirko Scholz,et al.  ESD On-Wafer Characterization: Is TLP Still the Right Measurement Tool? , 2009, IEEE Transactions on Instrumentation and Measurement.

[8]  Hans-Martin Ritter,et al.  Latent damage due to multiple ESD discharges , 2009, 2009 31st EOS/ESD Symposium.

[9]  Won-Gi Min,et al.  ESD Scalability of LDMOS Devices for Self-Protected Output Drivers , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[10]  Sheng-Lyang Jang,et al.  Novel diode-chain triggering SCR circuits for ESD protection , 2000 .

[11]  G. Groeseneken,et al.  Turn-off characteristics of the CMOS snapback ESD protection devices - new insights and its implications , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[12]  R. Degraeve,et al.  Statistical model for stress-induced leakage current and pre-breakdown current jumps in ultra-thin oxide layers , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[13]  M. Sawada,et al.  Extreme voltage and current overshoots in HV snapback devices during HBM ESD stress , 2008, EOS/ESD 2008 - 2008 30th Electrical Overstress/Electrostatic Discharge Symposium.

[14]  Javier A. Salcedo,et al.  Transient safe operating area (TSOA) definition for ESD applications , 2009, 2009 31st EOS/ESD Symposium.

[15]  V. A. Vashchenko,et al.  Breakdown voltage walkout effect in ESD protection devices , 2009, 2009 IEEE International Reliability Physics Symposium.

[16]  H. Gossner,et al.  Reliability aspects of gate oxide under ESD pulse stress , 2007 .