论文信息 - Design and test results of a front-end ASIC for radiation detectors

Design and test results of a front-end ASIC for radiation detectors

A front-end ASIC for semiconductor radiation detectors is presented. It is composed of a Charge Sensitive Amplifier (CSA), a pulse shaper, and a Peak Detect and Hold (PDH) circuit. Poly-resistor is used as source degeneration component to reduce the noise of current source in the CSA. The ASIC has been designed in a 0.5 ¿m CMOS DPTM technology and tested with Verigy 93000. The gain (PDH excluded) is 78.5 mV/fC and the Equivalent Noise Charge (ENC) with detector disconnected is 800-900 e. The power dissipation without the output buffer is about 2.6 mW.

[1] A. Kandasamy,et al. Analog CMOS peak detect and hold circuits. Part 1. Analysis of the classical configuration , 2002 .

[2] IEEE Transactions on Nuclear Science , 2023, IEEE Transactions on Nuclear Science.

[3] M. W. Kruiskamp,et al. A CMOS peak detect sample and hold circuit , 1994 .

[4] G. Anelli,et al. A 32-channel, 0.25 /spl mu/m CMOS ASIC for the readout of the silicon drift detectors of the ALICE experiment , 2004, IEEE Transactions on Nuclear Science.

[5] H. Funahashi,et al. IEEE Transactions on Nuclear Science Vol. 49 , 2002 .

[6] Willy Sansen,et al. Limits of low noise performance of detector readout front ends in CMOS technology , 1990 .

[7] T. Zimmerman,et al. Design and characterization of the BVX: an 8-channel CMOS preamplifier-shaper for silicon strips , 1992 .

[8] Georges Gielen,et al. A fully integrated low-power CMOS particle detector front-end for space applications , 1998 .