Single-Event Transient in FinFETs and Nanosheet FETs

A single-event transient (SET) due to alpha particle strike is studied in 11- and 6-nm-bulk FinFETs and 6-nm-bulk nanosheet FET using 3-D TCAD simulation. The nanosheet device shows superior immunity to alpha particles due to the strong gate controllability. The floating nanosheets isolated from the bulk substrate and the surrounding gate structure suppress charging due to ionization radiation. The angular irradiation effect is also studied. The impact of the incident angle is less sensitive on the nanosheet FET compared with the FinFET. This is attributed to the fact that the channel is segmented into three stacks with each controlled by the surrounding gate, thereby physically decoupling the transient charges and reducing the SET in the nanosheet FET.

[1]  L. W. Massengill,et al.  Effect of Transistor Density and Charge Sharing on Single-Event Transients in 90-nm Bulk CMOS , 2011, IEEE Transactions on Nuclear Science.

[2]  Taiki Uemura,et al.  Neutron-Induced Soft-Error Simulation Technology for Logic Circuits , 2006 .

[3]  B. Narasimham,et al.  Heavy-Ion-Induced Digital Single Event Transients in a 180 nm Fully Depleted SOI Process , 2009, IEEE Transactions on Nuclear Science.

[4]  W. Timothy Holman,et al.  A Comparison of the SEU Response of Planar and FinFET D Flip-Flops at Advanced Technology Nodes , 2016, IEEE Transactions on Nuclear Science.

[5]  Lloyd W. Massengill,et al.  Angular Effects of Heavy-Ion Strikes on Single-Event Upset Response of Flip-Flop Designs in 16-nm Bulk FinFET Technology , 2017, IEEE Transactions on Nuclear Science.

[6]  Seungbae Lee,et al.  Investigation of alpha-induced single event transient (SET) in 10 nm FinFET logic circuit , 2018, 2018 IEEE International Reliability Physics Symposium (IRPS).

[7]  W. Timothy Holman,et al.  Angular Effects on Single-Event Mechanisms in Bulk FinFET Technologies , 2018, IEEE Transactions on Nuclear Science.

[8]  James Karp,et al.  Single-Event Latch-Up: Increased Sensitivity From Planar to FinFET , 2018, IEEE Transactions on Nuclear Science.

[9]  Phil Oldiges,et al.  Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond , 2015, 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[10]  Shuming Chen,et al.  Novel Layout Technique for N-Hit Single-Event Transient Mitigation via Source-Extension , 2012, IEEE Transactions on Nuclear Science.

[11]  Taiki Uemura,et al.  Neutron-induced Soft-Error Simulation Technology for Logic Circuits , 2005 .

[12]  Bharat L. Bhuva,et al.  Analysis of Bulk FinFET Structural Effects on Single-Event Cross Sections , 2017, IEEE Transactions on Nuclear Science.

[13]  D. Corliss,et al.  Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET , 2017, 2017 Symposium on VLSI Technology.