Novel BCD adders and their reversible logic implementation for IEEE 754r format

IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and a major enhancement to the standard is the addition of decimal format. This paper proposes two novel BCD adders called carry skip and carry look-ahead BCD adders respectively. Furthermore, in the recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology, and optical computing. It is not possible to realize quantum computing without reversible logic. Thus, this paper also paper provides the reversible logic implementation of the conventional BCD adder as the well as the proposed carry skip BCD adder using a recently proposed TSG gate. Furthermore, a new reversible gate called TS-3 is also being proposed and it has been shown that the proposed reversible logic implementation of the BCD adders is much better compared to recently proposed one, in terms of number of reversible gates used and garbage outputs produced. The reversible BCD circuits designed and proposed here form the basis of the decimal ALU of a primitive quantum CPU.

[1]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[2]  Md. Rafiqul Islam,et al.  Reversible logic synthesis for minimization of full-adder circuit , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[3]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[4]  Barenco,et al.  Quantum networks for elementary arithmetic operations. , 1995, Physical review. A, Atomic, molecular, and optical physics.

[5]  Gerhard W. Dueck,et al.  Reversible Logic Synthesis , 2020, Reversible and DNA Computing.

[6]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[7]  Md. Rafiqul Islam,et al.  Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..

[8]  Himanshu Thapliyal,et al.  A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures , 2005, Asia-Pacific Computer Systems Architecture Conference.

[9]  Edwin Hsing-Mean Sha,et al.  A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Michael F. Cowlishaw,et al.  Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[11]  Giancarlo Mauri,et al.  Simulating the Fredkin Gate with Energy-Based P Systems , 2004, J. Univers. Comput. Sci..

[12]  Anas N. Al-Rabadi.  Reversible Logic Synthesis , 2003 .

[13]  Ahsan Raja Chowdhury,et al.  Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[14]  Michael J. Schulte,et al.  Decimal multiplication via carry-save addition , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[15]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[16]  Mitchell A. Thornton,et al.  Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.