Novel BCD adders and their reversible logic implementation for IEEE 754r format
暂无分享,去创建一个
Himanshu Thapliyal | M. B. Srinivas | Saurabh Kotiyal | H. Thapliyal | M. Srinivas | Saurabh Kotiyal
[1] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[2] Md. Rafiqul Islam,et al. Reversible logic synthesis for minimization of full-adder circuit , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..
[3] Tommaso Toffoli,et al. Reversible Computing , 1980, ICALP.
[4] Barenco,et al. Quantum networks for elementary arithmetic operations. , 1995, Physical review. A, Atomic, molecular, and optical physics.
[5] Gerhard W. Dueck,et al. Reversible Logic Synthesis , 2020, Reversible and DNA Computing.
[6] T. Toffoli,et al. Conservative logic , 2002, Collision-Based Computing.
[7] Md. Rafiqul Islam,et al. Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..
[8] Himanshu Thapliyal,et al. A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures , 2005, Asia-Pacific Computer Systems Architecture Conference.
[9] Edwin Hsing-Mean Sha,et al. A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.
[10] Michael F. Cowlishaw,et al. Decimal floating-point: algorism for computers , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.
[11] Giancarlo Mauri,et al. Simulating the Fredkin Gate with Energy-Based P Systems , 2004, J. Univers. Comput. Sci..
[12] Anas N. Al-Rabadi. Reversible Logic Synthesis , 2003 .
[13] Ahsan Raja Chowdhury,et al. Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[14] Michael J. Schulte,et al. Decimal multiplication via carry-save addition , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.
[15] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[16] Mitchell A. Thornton,et al. Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.