A novel bus transfer mode (AS transfer) and a performance evaluation methodology

This paper proposes an innovative on-Chip bus transfer mode - the Advanced Encryption Standard (AES) state transfer (AS) and a performance evaluation methodology to estimate the transfer performance. By modeling and collecting several performance metrics including bus latency, bandwidth, valid bandwidth, power and energy consumption using the methodology, it enhances fidelity of the performance analysis and evaluation. As a case study, we formally complete the hardware implementation flow on Advanced High-Performance Bus (AHB), Advanced eXensible Interface 4 (AXI4) and AS bus (ASBUS) DMA, and demonstrate high estimation accuracy by comparing all the experimental results. Both static analysis and hardware implementation results show that the data transfer latency is close to 29% of AHB and 58% of AXI4 by using the AS transfer. Moreover, it is observed that this high-efficiency transfer mode of ASBUS helps to enhance the valid data bandwidth to around 3.4 times that of AHB and 1.7 times that of AXI4, and the energy consumption of ASBUS is only a half of AHB and AXI4. Furthermore, the proposed evaluation methodology is effectively used with sufficient accuracy (the average estimation error: 3.3%) in the design flow. A high-performance on-Chip bus transfer- the AES state transfer (AS) is proposed.The ASBUS is suitable to IoT devices which should be low-cost and low-energy.An on-chip bus performance evaluation methodology is proposed.The methodology helps architects to runtime estimate transfer performance.

[1]  Vincent Rijmen,et al.  The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .

[2]  Hyuk-Jae Lee,et al.  Wire Optimization for Multimedia SoC and SiP Designs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Younghyun Kim,et al.  System-level power estimation using an on-chip bus performance monitoring unit , 2008, ICCAD 2008.

[4]  Naehyuck Chang,et al.  System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Wilhelm Burger,et al.  Digital Image Processing - An Algorithmic Introduction using Java , 2008, Texts in Computer Science.

[6]  Jing Cao,et al.  A Markov Performance Model for Buffered Protocol Design , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[7]  Kyoung-Rok Cho,et al.  Modeling and analysis of the system bus latency on the SoC platform , 2006, SLIP '06.

[8]  Xiaokun Yang,et al.  Mixed-signal System-on-a-Chip (SoC) verification based on SystemVerilog model , 2013, 45th Southeastern Symposium on System Theory.

[9]  Soo-Ik Chae,et al.  Constrained-random bitstream generation for H.264/AVC decoder conformance test , 2010, IEEE Transactions on Consumer Electronics.

[10]  Dimitrios Soudris,et al.  FILESPPA: Fast Instruction Level Embedded System Power and Performance Analyzer , 2011, Microprocess. Microsystems.

[11]  Sandeep K. Shukla,et al.  High Level Power Estimation Models for FPGAs , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[12]  Xiaokun Yang,et al.  A High-Performance On-Chip Bus (MSBUS) Design and Verification , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  José L. Núñez-Yáñez,et al.  Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip , 2013, Microprocess. Microsystems.

[14]  Eduard Cerny,et al.  Verification Methodology Manual for SystemVerilog , 2005 .

[15]  Shaolei Ren,et al.  Multi-core fixed-priority scheduling of real-time tasks with statistical deadline guarantee , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Vineet Sahula,et al.  Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[17]  Harry D. Foster,et al.  Assertion-Based Design , 2010 .