A novel bus transfer mode (AS transfer) and a performance evaluation methodology
暂无分享,去创建一个
[1] Vincent Rijmen,et al. The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .
[2] Hyuk-Jae Lee,et al. Wire Optimization for Multimedia SoC and SiP Designs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Younghyun Kim,et al. System-level power estimation using an on-chip bus performance monitoring unit , 2008, ICCAD 2008.
[4] Naehyuck Chang,et al. System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Wilhelm Burger,et al. Digital Image Processing - An Algorithmic Introduction using Java , 2008, Texts in Computer Science.
[6] Jing Cao,et al. A Markov Performance Model for Buffered Protocol Design , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[7] Kyoung-Rok Cho,et al. Modeling and analysis of the system bus latency on the SoC platform , 2006, SLIP '06.
[8] Xiaokun Yang,et al. Mixed-signal System-on-a-Chip (SoC) verification based on SystemVerilog model , 2013, 45th Southeastern Symposium on System Theory.
[9] Soo-Ik Chae,et al. Constrained-random bitstream generation for H.264/AVC decoder conformance test , 2010, IEEE Transactions on Consumer Electronics.
[10] Dimitrios Soudris,et al. FILESPPA: Fast Instruction Level Embedded System Power and Performance Analyzer , 2011, Microprocess. Microsystems.
[11] Sandeep K. Shukla,et al. High Level Power Estimation Models for FPGAs , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[12] Xiaokun Yang,et al. A High-Performance On-Chip Bus (MSBUS) Design and Verification , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] José L. Núñez-Yáñez,et al. Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip , 2013, Microprocess. Microsystems.
[14] Eduard Cerny,et al. Verification Methodology Manual for SystemVerilog , 2005 .
[15] Shaolei Ren,et al. Multi-core fixed-priority scheduling of real-time tasks with statistical deadline guarantee , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[16] Vineet Sahula,et al. Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.
[17] Harry D. Foster,et al. Assertion-Based Design , 2010 .