Ranking Cost: Building An Efficient and Scalable Circuit Routing Planner with Evolution-Based Optimization

Circuit routing has been a historically challenging problem in designing electronic systems such as very large-scale integration (VLSI) and printed circuit boards (PCBs). The main challenge is that connecting a large number of electronic components under specific design rules involves a very large search space. Early solutions are typically designed with hard-coded heuristics, which suffer from problems of non-optimal solutions and lack of flexibility for new design needs. Although a few learning-based methods have been proposed recently, they are typically cumbersome and hard to extend to large-scale applications. In this work, we propose a new algorithm for circuit routing, named as Ranking Cost, which innovatively combines search-based methods (i.e., A* algorithm) and learningbased methods (i.e., Evolution Strategies) to form an efficient and trainable router. In our method, we introduce a new set of variables called cost maps, which can help the A* router to find out proper paths to achieve the global objective. We also train a ranking parameter, which can produce the ranking order and further improve the performance of our method. Our algorithm is trained in an end-to-end manner and does not use any artificial data or human demonstration. In the experiments, we compare with the sequential A* algorithm and a canonical reinforcement learning approach, and results show that our method outperforms these baselines with higher connectivity rates and better scalability.

[1]  Azadeh Davoodi,et al.  TraPL: Track planning of local congestion for global routing , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Zhongdong Qi,et al.  Accurate prediction of detailed routing congestion using supervised data learning , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[3]  Nikolaus Hansen,et al.  Completely Derandomized Self-Adaptation in Evolution Strategies , 2001, Evolutionary Computation.

[4]  R. Schaller,et al.  Moore's law: past, present and future , 1997 .

[5]  Azadeh Davoodi,et al.  A procedure for improving the distribution of congestion in global routing , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Minsik Cho,et al.  BoxRouter 2.0: architecture and implementation of a hybrid and robust global router , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Michel Tollenaere,et al.  Automated Al-based mechanical design of hydraulic manifold blocks , 1991, Comput. Aided Des..

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Area routing for analog layout , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Román Hermida,et al.  RSR: a new rectilinear Steiner minimum tree approximation for FPGA placement and global routing , 1998, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204).

[10]  S. Sitharama Iyengar,et al.  A general greedy channel routing algorithm , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Hanna Grzybowska,et al.  Vehicle Routing And Scheduling Models, Simulation And City Logistics , 2007 .

[12]  Georgios Ellinas,et al.  Pipe Routing through Ant Colony Optimization , 2010 .

[13]  Xi Chen,et al.  Evolution Strategies as a Scalable Alternative to Reinforcement Learning , 2017, ArXiv.

[14]  Youbiao He,et al.  Circuit Routing Using Monte Carlo Tree Search and Deep Neural Networks , 2020, ArXiv.

[15]  Martin D. F. Wong,et al.  UI-route: An ultra-fast incremental maze routing algorithm , 2014, 2014 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP).

[16]  Zhongdong Qi,et al.  An accurate detailed routing routability prediction model in placement , 2015, 2015 6th Asia Symposium on Quality Electronic Design (ASQED).

[17]  Robert M. Clark,et al.  MODELING DISTRIBUTION-SYSTEM WATER QUALITY; DYNAMIC APPROACH , 1988 .

[18]  Ariel Felner,et al.  Multi-Directional Heuristic Search , 2020, IJCAI.

[19]  David Silver,et al.  Cooperative Pathfinding , 2005, AIIDE.

[20]  Rajat Kumar Pal,et al.  Algorithms for Minimizing Bottleneck Crosstalk in Two-Layer Channel Routing , 2020 .

[21]  Yiran Chen,et al.  RouteNet: Routability prediction for Mixed-Size Designs Using Convolutional Neural Network , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[22]  Nathan R. Sturtevant The Grid-Based Path Planning Competition , 2014, AI Mag..

[23]  S. Gershman,et al.  Belief state representation in the dopamine system , 2018, Nature Communications.

[24]  Clyde F. Coombs,et al.  Printed Circuits Handbook , 2007 .

[25]  Soonhung Han,et al.  A Design Expert System for Auto-Routing of Ship Pipes , 1999 .

[26]  Ingo Rechenberg,et al.  Evolutionsstrategie : Optimierung technischer Systeme nach Prinzipien der biologischen Evolution , 1973 .

[27]  Levent Burak Kara,et al.  A Deep Reinforcement Learning Approach for Global Routing , 2019, ArXiv.

[28]  Ran Zhang A Study of Routing Algorithms for PCB Design , 2015 .

[29]  Ronald J. Williams,et al.  Simple Statistical Gradient-Following Algorithms for Connectionist Reinforcement Learning , 2004, Machine Learning.

[30]  Pieter Abbeel,et al.  Value Iteration Networks , 2016, NIPS.

[31]  Yao-Wen Chang,et al.  Global and detailed routing , 2009 .

[32]  Jan Fabian Ehmke,et al.  Advanced routing for city logistics service providers based on time-dependent travel times , 2012, J. Comput. Sci..

[33]  Robert K. Brayton,et al.  A force-directed maze router , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[34]  Sachin S. Sapatnekar,et al.  A survey on multi-net global routing for integrated circuits , 2001, Integr..