Retiming revisited and reversed
暂无分享,去创建一个
[1] Daniel Brand,et al. In the driver's seat of BooleDozer , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[2] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[3] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[4] Robert K. Brayton,et al. The Validity of Retiming Sequential Circuits , 1995, 32nd Design Automation Conference.
[5] Leendert M. Huisman,et al. A small test generator for large designs , 1992, Proceedings International Test Conference 1992.
[6] Robert K. Brayton,et al. Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Giovanni De Micheli. Synchronous logic synthesis: algorithms for cycle-time minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Robert K. Brayton,et al. Computing the initial states of retimed circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Miodrag Potkonjak,et al. Performance optimization of sequential circuits by eliminating retiming bottlenecks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[10] Edmund M. Clarke,et al. Symbolic model checking for sequential circuit verification , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..