A linearly adaptive gate drive technique for light-load efficiency improvement of DC–DC converters

This paper presents a linearly adaptive gate drive technique to improve the light-load efficiency of DC–DC converters. The optimal-driving voltages of the power MOSFETs for reducing gate-driving loss can be well modeled by a linear function of the load current. By scaling the gate drive voltage dynamically with respect to load current, the light-load efficiency can be enhanced. The experimental result shows that the proposed gate drive technique can attain about 9p incremental light-load efficiency enhancement. Copyright © 2008 John Wiley & Sons, Ltd.

[1]  Chi K. Tse,et al.  Synthesis of general impedance with simple dc-dc converters for power processing applications , 2008 .

[2]  Bor-Ren Lin,et al.  Analysis of the ZVS two-switch forward converter with synchronous current doubler rectifier , 2008 .

[3]  Gaetano Palumbo,et al.  Efficiency model of boost dc–dc PWM converters , 2005, Int. J. Circuit Theory Appl..

[4]  A.Q. Huang,et al.  Monolithically integrated boost Converter Based on 0.5-/spl mu/m CMOS Process , 2005, IEEE Transactions on Power Electronics.

[5]  T.H. Lee,et al.  A constant-frequency method for improving light-load efficiency in synchronous buck converters , 2005, IEEE Power Electronics Letters.

[6]  Pallab Midya,et al.  Sensorless current mode control-an observer-based technique for DC-DC converters , 1997 .

[7]  Robert W. Erickson,et al.  DC-DC converter design for battery-operated systems , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[8]  Siyuan Zhou,et al.  A high efficiency, soft switching DC-DC converter with adaptive current-ripple control for portable applications , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  F. C. Lee,et al.  A novel resonant gate driver for high frequency synchronous buck converters , 2002 .

[10]  Vivek De,et al.  Low-voltage-swing monolithic dc-dc conversion , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  D. Kinzer,et al.  Integrated design environment for DC/DC converter FET optimization , 1999, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312).

[12]  F.C. Lee,et al.  Analytical loss model of power MOSFET , 2006, IEEE Transactions on Power Electronics.

[13]  P.K.T. Mok,et al.  A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique , 2004, IEEE Journal of Solid-State Circuits.