The efficient multiple scan chain architecture reducing power dissipation and test time

The efficient use of unspecified bit in input test cube and its response test cube (henceforth, test set) reduces power dissipation and test time in the multiple scan chain architecture. First, unspecified bits in test set are clustered by reordering scan latches, and then the multiple scan chain architecture is modified by inserting multiplexers (MUXes) in each scan chain in order to implement the reordering for reduction of power and test time. Results with ISCAS'89 benchmark circuits show a good improvement in both power dissipation and test time.

[1]  Nur A. Touba,et al.  Joint minimization of power and area in scan testing by scan cell reordering , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[2]  Kaushik Roy,et al.  Multiple scan chain design technique for power reduction during test application in BIST , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[3]  Ozgur Sinanoglu,et al.  A novel scan architecture for power-efficient, rapid test , 2002, ICCAD 2002.

[4]  E.J. Marinissen,et al.  Scan chain design for test time reduction in core-based ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[6]  Patrick Girard,et al.  A gated clock scheme for low power scan-based BIST , 2001, Proceedings Seventh International On-Line Testing Workshop.

[7]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Kuen-Jong Lee,et al.  Peak-power reduction for multiple-scan circuits during test application , 2000, Proceedings of the Ninth Asian Test Symposium.

[9]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[10]  Dong Sam Ha,et al.  HOPE: an efficient parallel fault simulator for synchronous sequential circuits , 1992, DAC '92.