Investigating the Use of BICS to detect resistive-open defects in SRAMs

Technology scaling has changed the Static Random Access Memory (SRAM) test scenario, leading to an insufficiency of the usually adopted functional fault models. In this sense, these fault models are no longer able to correctly reproduce the effects caused by some defects generated during the manufacturing process. In this paper, we investigate the possibility of using Built-In Current Sensors (BICSs) to detect static faults associated to resistive-open defects in SRAMs. Experimental results obtained throughout electrical simulations demonstrate the BICSs' capability to detect the considered faults, while resulting in negligible degradation on the SRAM access time.

[1]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[2]  Dhiraj K. Pradhan,et al.  Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement , 2008, 2008 14th IEEE International On-Line Testing Symposium.

[3]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[4]  Edward J. McCluskey,et al.  Testing for resistive opens and stuck opens , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  L. Bolzani,et al.  BICS-based March test for resistive-open defect detection in SRAMs , 2010, 2010 11th Latin American Test Workshop.

[6]  Arnaud Virazel,et al.  Resistive-open defects in embedded-SRAM core cells: analysis and march test solution , 2004, 13th Asian Test Symposium.

[7]  Wojciech Maly,et al.  Test generation for current testing (CMOS ICs) , 1990, IEEE Design & Test of Computers.

[8]  T. Calin,et al.  A low-cost, highly reliable SEU-tolerant SRAM: prototype and test results , 1995 .