Leveraging Firmware in Multichip Systems to Maximize FPGA Resources: An Application of Self-Partial Reconfiguration

A number of SRAM-based field programmable gate arrays (FPGAs) allow for partial reconfiguration (PR). Partial reconfiguration can be used to maximize the resource utilization in these FPGAs. Current methodologies use both external and self partial reconfiguration for this purpose. On mature multichip (MC) systems that have not made use of the PR features of their SRAM-based FPGA(s), however, these methodologies would require changes in the existing FPGA configuration protocol and/or associated hardware outside the array. This paper presents a novel methodology that makes PR features available to these systems for the purpose of maximizing their FPGA resources without the modifications required by the current methodologies. The proposed methodology reuses an existing data interface to send the PR data to the array and directs this data to the FPGApsilas internal configuration port. A prototype of this methodology is demonstrated on a commercial color space conversion (CSC) engine design using two Xilinx Virtex-II Pro FPGAs.

[1]  Eduardo de la Torre,et al.  Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[2]  Thilo Pionteck,et al.  Applying Partial Reconfiguration to Networks-On-Chips , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[3]  Michael H. Brill,et al.  Colour Engineering: Achieving Device Independent Colour , 2004 .

[4]  Tobias Becker,et al.  Modular dynamic reconfiguration in Virtex FPGAs , 2006 .

[5]  James Lee Hafner,et al.  Performing color space conversions with three-dimensional linear interpolation , 1995, J. Electronic Imaging.

[6]  Rudy Lauwereins,et al.  Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs , 2002, FPL.

[7]  Javier Castillo,et al.  A secure self-reconfiguring architecture based on open-source hardware , 2005, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05).

[8]  Peter M. Athanas,et al.  A versatile framework for FPGA field updates: an application of partial self-reconfiguration , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[9]  Nachiket Kapre,et al.  Design patterns for reconfigurable computing , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[10]  Guy Gogniat,et al.  Software Radio and Dynamic Reconfiguration on a DSP/FPGA platform , 2004 .

[11]  Scott McMillan,et al.  A lightweight approach for embedded reconfiguration of FPGAs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Philip James-Roxby,et al.  A Self-reconfiguring Platform , 2003, FPL.

[13]  Satnam Singh,et al.  Expressing dynamic reconfiguration by partial evaluation , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[14]  Guy Gogniat,et al.  A Networked, Lightweight and Partially Reconfigurable Platform , 2008, ARC.

[15]  Lars Braun,et al.  Run-time reconfigurable adaptive multilayer network-on-chip for FPGA-based systems , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.