Computer Safety, Reliability, and Security
暂无分享,去创建一个
[1] Kun-Jun Chang,et al. System-Level fault Injection in System Design Platform , 2007 .
[2] Seyed Ghassem Miremadi,et al. Dependability analysis using a fault injection tool based on synthesizability of HDL models , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[3] Venkata Dinavahi,et al. Hardware-in-the-Loop Simulation of Power Electronic Systems Using Adaptive Discretization , 2010, IEEE Transactions on Industrial Electronics.
[4] Lui Sha,et al. Cyber-Physical Systems: A New Frontier , 2008, 2008 IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (sutc 2008).
[5] Ganesh Gopalakrishnan,et al. Towards Formal Approaches to System Resilience , 2013, 2013 IEEE 19th Pacific Rim International Symposium on Dependable Computing.
[6] Tim Kelly,et al. Model-based safety assessment: Review of the discipline and its challenges , 2011, The Proceedings of 2011 9th International Conference on Reliability, Maintainability and Safety.
[7] Rolf Isermann,et al. Hardware-in-the-loop simulation for the design and testing of engine-control systems , 1998 .
[8] Temesghen Kahsai,et al. Verifying the Safety of a Flight-Critical System , 2015, FM.
[9] Johan J. Lukkien,et al. Towards an interoperable framework for mixed real-time simulations of industrial embedded systems , 2014, Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA).
[10] Jacob A. Abraham,et al. Quantitative evaluation of soft error injection techniques for robust system design , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[11] Regis Leveugle,et al. System-level dependability analysis with RT-level fault injection accuracy , 2004 .
[12] M. Schwarz,et al. A Meta-Model-Based Approach for Semantic Fault Modeling on Multiple Abstraction Levels , 2015 .
[13] Andrea Domenici,et al. SRAM-Based FPGA Systems for Safety-Critical Applications: A Survey on Design Standards and Proposed Methodologies , 2015, Journal of Computer Science and Technology.
[14] M.B. Santos,et al. Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[15] holger. busch. An Automated Formal Verification Flow for Safety Registers , 2015 .
[16] Fernanda Lima Kastensmidt,et al. FPGAs and Parallel Architectures for Aerospace Applications: Soft Errors and Fault-Tolerant Design , 2015 .
[17] Paolo Prinetto,et al. Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level , 2010, 2010 19th IEEE Asian Test Symposium.
[18] Seung-Bok Choi,et al. A Sliding Mode Control of a Full-Car Electrorheological Suspension System Via Hardware in-the-Loop Simulation , 2000 .
[19] Bo Fang,et al. GPU-Qin: A methodology for evaluating the error resilience of GPGPU applications , 2014, 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
[20] Stefano Russo,et al. Model-driven engineering of a railway interlocking system , 2015, 2015 3rd International Conference on Model-Driven Engineering and Software Development (MODELSWARD).