论文信息 - LSI Layout Checking Using Bipolar Device Recognition Technique - 字舞流文

LSI Layout Checking Using Bipolar Device Recognition Technique

Layout errors often result in nonfunctioning devices that still adhere to all layout tolerance rules. Reported here is a method for locating such errors in addition to the tolerance rule checking.

[1] D. M. Caughey,et al. Design Rule Verification Based on One Dimensional Scans , 1978, 15th Design Automation Conference.

[2] Carl R. McCaw. Unified Shapes Checker - A Checking Tool for LSI , 1979, 16th Design Automation Conference.

[3] Lawrence M. Rosenberg,et al. CRITIC - an integrated circuit design rule checking program , 1974, DAC '74.

[4] John M. Gould,et al. MAP: A user-controlled automated Mask Analysis Program , 1974, DAC '74.

[5] Wray L. Buntine,et al. Automatic circuit analysis based on mask information , 1976, DAC '76.

[6] Henry S. Baird,et al. An artwork design verification system , 1975, DAC '75.

[7] Michael Yamin. XYTOLR — A computer program for integrated circuit mask design checkout , 1972 .

[8] Wray L. Buntine,et al. Design rule checking and analysis of IC mask designs , 1976, DAC '76.

[9] Ivan Dobes,et al. The automatic recognition of silicon gate transistor geometries: An LSI design aid program , 1976, DAC '76.

[10] Henry S. Baird. Fast algorithms for LSI artwork analysis , 1977, DAC '77.