Optimized Controller Synthesis Using Esterel

[1]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[2]  Marcelo Mejia Olvera.  Contribution a la conception d'un reseau local temps reel pour la robotique , 1989 .

[3]  Olivier Coudert,et al.  New ideas on symbolic manipulations of finite state machines , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Jean Vuillemin,et al.  Introduction to programmable active memories , 1990 .

[5]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.

[6]  Robert K. Brayton,et al.  Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  Giovanni De Micheli,et al.  Synchronous logic synthesis: algorithms for cycle-time minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Exact and heuristic algorithms for the minimization of incompletely specified state machines , 1994, EURO-DAC '91.

[9]  Robert K. Brayton,et al.  Extracting local don't cares for network optimization , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[10]  Robert K. Brayton,et al.  Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Gérard Berry,et al.  The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..

[12]  Gérard Berry,et al.  A hardware implementation of pure ESTEREL , 1992 .

[13]  Giovanni De Micheli,et al.  Recurrence equations and the optimization of synchronous logic circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[14]  S. Ramesh,et al.  Communicating reactive processes , 1993, POPL '93.