Multi-stage Pipelining MD5 Implementations on FPGA with Data Forwarding

This paper describes 3-stage and 4-stage pipeline MD5 implementations on FPGA. This work removes the data dependency of a single step inside the main loop of the MD5 algorithm by data forwarding methodology, and breaks that single step computation into 3/4 pipeline stages. Three implementations on Xilinx Vertex-II are given with the throughput get to 1.04 Gbps, and occupy 1064 hardware slices. Thus, the implementations achieve good tradeoff between hardware size and throughput in comparison with others.

[1]  小柳 滋,et al.  Four-stage Pipelining for Two Messages in MD5 Implementation with Data Forwarding , 2008 .

[2]  Matti Tommiska,et al.  Hardware Implementation Analysis of the MD5 Hash Algorithm , 2005, Proceedings of the 38th Annual Hawaii International Conference on System Sciences.

[3]  Shigeru Oyanagi,et al.  Pipeline MD5 implementations on FPGA with data forwarding (リコンフィギャラブルシステム) , 2007 .

[4]  I. Yiakoumis,et al.  Efficient Small-Sized Implementation of the Keyed-Hash Message Authentication Code , 2005, EUROCON 2005 - The International Conference on "Computer as a Tool".

[5]  Shigeru Oyanagi,et al.  Multi-stage Pipelining MD5 Implementations on FPGA with Data Forwarding , 2009 .

[6]  小柳 滋,et al.  LC-008 Three stages pipelined MD5 implementation on FPGA , 2007 .

[7]  Cheng-Wen Wu,et al.  An HMAC processor with integrated SHA-1 and MD5 algorithms , 2004 .

[8]  Howard M. Heys,et al.  FPGA implementation of MD5 hash algorithm , 2001, Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555).

[9]  Ronald L. Rivest,et al.  The MD5 Message-Digest Algorithm , 1992, RFC.