Real-time implementation of noise-immune gradient-based edge detection

This paper describes the implementation of a computational FPGA for edge detection, which particularly is immune to noise by a digital approximated Gaussian smoothing filter. Proposed systolic array architecture has been examined for convolution operation, which benefits the design with simplicity and regularity. Moreover, most of the presented processing structures are highly pipelined thus the goal of a real-time computing is substantially achieved with a frame rate up to 202 frames/sec. For the efficiency of hardware mapping to certain algorithm, the absolute difference mask (ADM) is adopted for its regularity and independent operations, as well as the valuable property of performing one-pixel-edge localization. A scalable FIFO design is also proposed, which makes the edge detector applicable for five different image sizes. The FPGA implementation on a versatile development platform results that our design improves the speed and hardware usage. This is attributed to the utilization of the proposed parallel and pipelined structure, so that a fast operation speed of 53MHz is obtained in this investigation, which is 83 times faster than software implementation.

[1]  Tom Chen,et al.  A Real-Time Edge Detector: Algorithm and VLSI Architecture , 1997, Real Time Imaging.

[2]  ChenTom,et al.  A Real-Time Edge Detector , 1997 .

[3]  John F. Canny,et al.  A Computational Approach to Edge Detection , 1986, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[4]  Pei-Yung Hsiao,et al.  A novel FPGA architectural implementation of pipelined thinning algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  Chia-Chun Tsai,et al.  An embedded analog spatial filter design of the current-mode CMOS image sensor , 2004, IEEE Transactions on Consumer Electronics.

[6]  Jean Ponce,et al.  Computer Vision: A Modern Approach , 2002 .

[7]  Didier Demigny,et al.  Efficient ASIC and FPGA implementations of IIR filters for real time edge detection , 1997, Proceedings of International Conference on Image Processing.

[8]  M. Boo,et al.  VLSI implementation of an edge detector based on Sobel operator , 1994, Proceedings of Twentieth Euromicro Conference. System Architecture and Integration.

[9]  Li-Chen Fu,et al.  On-board vision system for lane recognition and front-vehicle detection to enhance driver's awareness , 2004, IEEE International Conference on Robotics and Automation, 2004. Proceedings. ICRA '04. 2004.

[10]  Peter Lee,et al.  An FPGA implementation of a flexible, parallel image processing architecture suitable for embedded vision systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.