SPICE Macromodel of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions
暂无分享,去创建一个
Farbod Ebrahimi | Jian-Ping Wang | Xiaofeng Yao | Jonathan D Harms | Jianping Wang | J. Harms | X. Yao | F. Ebrahimi
[1] Kaushik Roy,et al. An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective , 2009, ASP-DAC.
[2] Jian-Ping Wang,et al. Programmable spintronics logic device based on a magnetic tunnel junction element , 2005 .
[3] J.S. Harris,et al. Magnetic coupled spin-torque devices and magnetic ring oscillator , 2008, 2008 IEEE International Electron Devices Meeting.
[4] A. Panchula,et al. Magnetically engineered spintronic sensors and memory , 2003, Proc. IEEE.
[5] Claude Chappert,et al. Dynamic compact model of Spin-Transfer Torque based Magnetic Tunnel Junction (MTJ) , 2009, 2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era.
[6] Jian-Ping Wang,et al. A spintronics full adder for magnetic CPU , 2005 .
[7] M. Hosomi,et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[8] Z. Diao,et al. Spin transfer switching in dual MgO magnetic tunnel junctions , 2007 .
[9] Stuart A. Wolf,et al. Spintronics : A Spin-Based Electronics Vision for the Future , 2009 .
[10] H. Ohno,et al. Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.
[11] Ralph,et al. Current-induced switching of domains in magnetic multilayer devices , 1999, Science.
[12] Richard A. Webb,et al. Coherent control of nanomagnet dynamics via ultrafast spin torque pulses , 2008, 0806.2297.
[13] J. Katine,et al. Device implications of spin-transfer torques , 2008 .
[14] Takahiro Hanyu,et al. TMR-Based Logic-in-Memory Circuit for Low-Power VLSI , 2004, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[15] Yiran Chen,et al. An overview of non-volatile memory technology and the implication for tools and architectures , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[16] J. Bass,et al. Excitation of a magnetic multilayer by an electric current , 1998 .
[17] E. Belhaire,et al. Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.
[18] Xiaofeng Yao,et al. Programmable spintronic logic devices for reconfigurable computation and beyond - History and outlook , 2008 .
[19] A. Omair,et al. A 4-Mb 0.18-/spl mu/m 1T1MTJ toggle MRAM with balanced three input sensing scheme and locally mirrored unidirectional write drivers , 2005, IEEE Journal of Solid-State Circuits.
[20] K. H. Ploog,et al. Programmable computing with a single magnetoresistive element , 2003, Nature.
[21] W. C. Black,et al. A generalized HSPICE/sup TM/ macro-model for pinned spin-dependent-tunneling devices , 1999 .
[22] Eric Belhaire,et al. New non‐volatile logic based on spin‐MTJ , 2008 .
[23] B. Das,et al. A generalized HSPICE macro-model for pinned spin-dependent tunneling devices , 1999, IEEE International Magnetics Conference.
[24] Günter Reiss,et al. Nonvolatile field programmable spin-logic for reconfigurable computing , 2002 .
[25] H. Ohno,et al. Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .
[26] Hyungsoon Shin,et al. Advanced HSPICE Macromodel for Magnetic Tunnel Junction , 2005 .