Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits

Ten years after the publication of the EC Directive 89/336 on electromagnetic compatibility, the impact of this directive on design and lay-out of modern electrical and electronic equipment can be observed. Many research and development studies have proposed and evaluated detailed improvements in the area of component design, component selection, circuit lay-out, shielding and active and passive filtering. New and innovative solutions to minimize noise, especially common mode conducted electromagnetic interference (EMI), in power electronic circuits continue to be developed. In this paper, the authors investigate to what extent EMI caused by power electronic devices in hard switching inverter topologies can be minimized using ultra-low inductive planar busbars. The concept followed in this study is to tackle EMI directly at the source where most EMI is generated; in other words, to reduce the parasitic magnetic energy stored in the inverter DC link to reduce high voltage spikes during switching. A planar busbar was built, tested and analyzed. Measurements show the validity of the theoretical, but simple, design procedure for planar busbars in power converters.

[1]  Jerry L. Hudgins,et al.  The effects due to package parasitics of a PEBB-1 module in an ARCP circuit , 1998, PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196).

[2]  R. Redl,et al.  Power electronics and electromagnetic compatibility , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[3]  Giovanna Briti,et al.  A New Space Vector Modulation Strategy for Gammon Mode Voltage Reduction , 1997 .

[4]  Jerry L. Hudgins,et al.  Extraction of parasitic circuit elements in a PEBB for application in the virtual test bed , 1997, IAS '97. Conference Record of the 1997 IEEE Industry Applications Conference Thirty-Second IAS Annual Meeting.

[5]  G. L. Skibinski,et al.  Design methodology and modeling of low inductance planar bus structures , 2002 .

[6]  Thomas A. Lipo,et al.  A new space vector modulation strategy for common mode voltage reduction [in PWM invertors] , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[7]  T. Lipo,et al.  Elimination of common mode voltage in three phase sinusoidal power converters , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[8]  Hirofumi Akagi,et al.  An active circuit for cancellation of common-mode voltage generated by a PWM inverter , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[9]  C. Paul.  Introduction to electromagnetic compatibility , 2005 .