An mK/spl times/nK bouwblok CCD image sensor family. II. Characterization
暂无分享,去创建一个
For pt. I see ibid., vol. 49, no. 3, p. 361-69 (2002). This paper characterizes the performance of four sensors from the bouwblok family. The original design meets the key original design goals, including the maximum packet size Q/sub max/, readout speed, antiblooming protection, and optical performance. Three-level vertical clocks are used to reach more than 12-bits linear dynamic range at 60/spl deg/C, and the binning capacity is limited at the floating diffusion and in the horizontal register. The dark current is low for a modern non-MPP (multiphase pinned) technology (0.3 nA/cm/sup 2/). The performance of the design is consistent (for identical clocking conditions at the pixel) across all members of the family.
[1] N. Saks,et al. A technique for suppressing dark current generated by interface states in buried channel CCD imagers , 1980, IEEE Electron Device Letters.
[2] G. Kreider,et al. An mK/spl times/nK bouwblok CCD image sensor family. I. Design , 2002 .
[3] E. Roks,et al. Characterization of surface- and buried-channel detection transistors for CCD on-chip amplifiers , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[4] P.G.M. Centen,et al. CCD imaging : concepts for low noise and high bandwidth , 1999 .