Performance Analysis of Parallel Test Generation for Combinational Circuits